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1. INTRODUCTION AND SUMMARY
This final report describes the results of the two part S- and Ku-band
source development program. The S- and Ku-band sources were designed,
fabricated, and evaluated under NASA contracts NAS5-23822 and NAS5-25354.
The primary purpose of this effort was to demonstrate a high performance S-
and Ku-band microwave signal source using state-of-the-art SAW oscillator
and .microwave source technology. The first part of this program had four
primary objectives:
• Design and fabricate two 2.14 GHz SAW delay line oscillators
• Fabricate 2.14 GHz AtN/At203 delay lines for the oscillators
• Fabricate and evaluate two wafer runs of 2.14 GHz TED devices
• Fabricate a 15 GHz frequency source using the 2.14 GHz SAW
oscillator as a frequency reference.
The second part of this development program extended the technology
started on the initial contract. The specific areas addressed during the
second S- and Ku-band source contract were to:
• Investigate the t/\ ratio AjiN/As,203 delay line frequency
adjustment range
• Fabricate two S-band A^N/A^Oo delay lines
• Design and fabricate a 2.14 GHz hybrid packaged SAW oscillator
• Design and fabricate a temperature stable TED divider circuit
• Fabricate a Ku-band frequency source using a TED frequency
divider.
The report addresses each of the various program tasks on a topical
basis; i.e., the SAW oscillator work performed during both contracts is
discussed in one section.
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A key element in the fabrication of the S- and Ku-band sources is the
2.14 GHz AjiN/Aj^O-j high velocity delay lines used as the frequency deter-
mining element in the SAW reference oscillators. Section 2 of this report
describes the design, fabrication, and theory of operation of the AaN/AjuO-
delay lines in detail. This section also describes the use of the t/x
frequency characteristic of the Aj,N/Aju03 substrates as a delay l ine
frequency adjusting mechanism.
The 2.14 GHz SAW oscillators fabricated for this program are described
in Section 3 of this report. Two oscillator designs were fabricated during
the course of the two contracts. The first 2.14 GHz oscillator was bui l t
using discrete components and commercially available RF hybrid circuits.
This unit included an active temperature compensating circuit. The second
2.14 GHz SAW oscillator was a hybrid packaged version of the discrete
component unit .
The TRW-developed TED divider work is described in Section 4. During
the initial phase of this effort, several wafer runs of 2.14 GHz TED's were
fabricated and evaluated as a 15 GHz divider. The TED 15 GHz divide-by-
seven circuit was optimized and used as the frequency divider element in
the 15 GHz phaselocked frequency source.
The complete Ku-band sources are described in Section 5. Two types of
sources were constructed and evaluated. During the first contract a mult i-
plier type phaselocked 15 GHz source was fabricated and tested. The multi-
plier source mul t ip l ies the 2.14 GHz reference signal to 15 GHz. The 15
GHz reference signal is used to phaselock the 15 GHz VCO. A divider type
15 GHz source was bu i l t during the second contract. The divider source
uses a TED divide-by-seven to divide the 15 GHz VCO output to 2.14 GHz for
phase comparison with the reference signal. The performance of the two 15
GHz signal sources was compared on the basis of performance, size, weight,
and power.
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2. AAN/A*203 DELAY LINE STUDY
Aluminum nitride (AJiN) is an attractive substrate for surface acoustic
wave (SAW) applications due to its piezoelectricity and high SAW velocity.
The high velocity is particularly useful for devices operating above 2 GHz.
At these frequencies, the photolithographic requirements are extremely
stringent. By using a high velocity substrate, the stringent resolution
can be relaxed, resulting in higher device yield and better device perfor-
mance.
Unfortunately, aluminum nitride has not been available in single bulk
crystal form. To obtain useful SAW substrates, a thin AiN film is grown
epitaxially on sapphire (An^Oo). The use of sapphire is attractive for the
following reasons. First, the SAW velocity on sapphire is high and is com-
parable with that of A&N. Second, the lattice dimension of sapphire at
certain crystal planes matches well with that of the AaN, resulting in good
epitaxial growth. For these reasons, A&N/AJipOo has been chosen as the
substrate for the 2 GHz SAW delay line.
2.1 OBJECTIVE
The overall objectives of the study were to demonstrate the use of a
new, high velocity SAW substrate material (AtN/A^Oo) for delay lines
operating at above 2 GHz and to develop an economical procedure for setting
the operating frequency of SAW delay lines on AaN/As^Oo during device fab-
rication. To accomplish these goals, the following tasks were undertaken:
• Growth and characterization of
• 2.2 GHz SAW delay line, fabrication and packaging.
• Theoretical and experimental investigation of SAW velocity
dispersion and temperature coefficient in AfcN/AiuO.,.
• Fabrication of delay lines to meet NASA/TRW frequency
requirements.
The following sections will discuss each of these four tasks in
greater detail .
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2.2 GROWTH AND CHARACTERIZATION OF
2.2.1 Vapor Phase Epitaxial Growth of AiN on Aj^O-j
A«,N/As,203 substrates are not commercially avai lable . As a result, TRW
grew all materials required for the program. The growth technique adopted
was the vapor phase epitaxial ( V P E ) growth technique which was described in
1 2 3 4the literature ' ' ' and reportedly produced the best AAN/Aj,90., material
for SAW applications.
12U3
The schematic of the vapor phase epitaxial ( V P E ) reactor is shown in
Figure 2-1. The AfcN f i l m is grown by chemical reaction between a metal-
organic gas, (CH3)3Ai, trimethylaluminum (TMA) and ammonia. Hydrogen was
used as the carrier gas. The flow rates for the different gases were:
8 x,/min direct hycrogen, 0.8 Ji/min ammonia, and 30 cc/min H2 bubbled
through TMA plus Ifc/min ammonia, and 30 cc/min Hp bubbled through TMA plus
1 «,/min backup flow. The sapphire substrate was placed on a rotating sus-
ceptor made of graphite. This susceptor was RF heated to 1200°C during
growth. The temperature was monitored by an optical pyrometer. The A«,N
f i lms were grown at a rate of approximately 1.5 um/hour.
EXHAUST
STANDARD
PYROPHORIC
DISPENSER
CYLINDER
Figure 2-1. Vapor Epitaxial Reactor
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Prior to growth, the sapphire substrates were hydrogen-etched while
substrates were being brought up to growth temperature. The A*.N films were
usually grown for two hours to a thickness of about 3 pro. During growth,
the susceptor was slowly rotated at 6 rpm to ensure uniform growth. After
growth, the susceptor was slowly cooled over a period of two hours to room
temperature. The AJ-N films were grown on the R-plane of sapphire. The
epitaxial relationship of AfcN to sapphire has been previously reported.
The c-axis direction of AfcN on the R-plane of sapphire has been found to
1 2 3possess a high electromechanical coupling coefficient.
2.2.2 Film Characterization by Scanning Electron Microscopy
The quality of the AiN/A^Og was first evaluated by using a scanning
electron microscope (SEM). The surface morphology was found to correlate
with the piezoelectric properties of the film. For good films, the axis of
all small single crystals will line up. Figure 2-2 shows an example of a
good film on R-plane sapphire. The MH film was grown coherently. The
magnification for this photo is 5000X and the typical grain size is 1.0 pro.
This high quality film processes a high electromechanical coupling coeffi-
cient.
Figure 2-2. Surface Morphology of AiN
on R-Plane Sapphire
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2.3 2.2 GHz SAW DELAY LINE DESIGN, FABRICATION, AND PACKAGING
2.3.1 2.2 GHz SAW Delay Line Design
The SAW delay line is the frequency controlling element of the SAW
oscillator. The important parameters for the delay line are the time delay
(T), 3 dB bandwidth and insertion loss. The time delay determines the mode
spacing as well as the effective Q of the oscillator. The mode spacing is
given as I/T, while the effective Q is cot/2, to is the operating frequency
in radians. For SAW oscillators, the 3 dB bandwidth of the delay line must
be smaller than the mode spacing so only a single mode can oscillate. The
insertion loss is also important in the design because the amplifier gain
must exceed the insertion loss for the oscillator to oscillate. Further-
more, lower insertion loss results in a lower noise floor for the
oscillator.
Taking all these matters into consideration, the delay line shown
schematically in Figure 2-3 was designed. The delay line consists of two
transducers, each with the thinned electrode configuration. This thinned
electrode design is a modification of the conventional interdigital trans-
ducer design in that sections of fingers are removed from the conventional
transducer.
L J
L J L J
Figure 2-3. Thinned Electrode Transducer Design
The advantage of removing these fingers is that the propagation loss
due to the presence of an excessive number of metal fingers on the sub-
strate surface is minimized while the total length of the transducer is
preserved, keeping the desired narrow bandwidth required for single mode
operation. The thinned electrode design, on the other hand, produces a
secondary passband. whose frequency is determined by the section-to-section
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separation. By designing different section-to-section separations for the
input and output transducers, the secondary passband will occur at dif-
ferent frequencies for these transducers. As a result, only one passband
remains for the delay line.
Table 2-1 summarizes the design parameters for the 2 GHz SAW delay
line. The computer simulated frequency response using the delta function
model is shown in Figure 2-4. This delay line will result in an effective
Q of 1570 for the oscillator.
Table 2-1. Delay Line Design Summary
Transducer A Transducer B
Number of Sections
Finger Pairs/Section
Section Separation (xo)
*Aperture Width = 57 xo
*Center-to-Center Separation = 500 xo
*Fingerwidth = 0.66
 um
20
5
15
20
5
25
m
•o
K>
20
I-
40
ui 50
oc
60
70
2190 2192 2194 2196 2198 2200 2207 2204 2206 2208 2210
FREQUENCY (MHz)
Figure 2-4. Computer Simulated Frequency Response of the
2.2 GHz SAW Delay Line on
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2.3.2 2 GHz Delay Line Fabrication
The 2 GHz delay line was fabricated by using the conventional photo-
lithographic technique. The critical steps in the device fabrication are
photomask generation, substrate polishing, and contact printing. The fol-
lowing paragraphs describe the technique through which all these steps are
accomplished.
Photomask Generation
The photomask with submicron linewidths was fabricated at TRW using an
Applicon system, Electromask pattern generator, and an Electromask step-
and- repeat machine. All the dimensions of the transducer pattern are read
into the Applicon system and stored before transfer to the HP 2100 computer
which controls the 2000 Electromask pattern generator which, in turn,
generates the 10X reticle. The pattern generator consists of a xenon
light, a variable aperture assembly, an XY stage, and a 10X reduction
camera. When both the size of the aperture and the position of the XY
stage match the data in the computer, the xenon lamp is flashed and the
image is made. The positional accuracy of the XY stage is monitored by a
helium-neon laser interferometer system. Position precision is ±10 micro-
inches over a 5 x 5 inch area. To complete the mask fabrication, the
reticle was put into a step- and- repeat camera system (1000 Electromask
Image Repeater) to make the final reduction.
Substrate Polishing
Figure 2-2 displays the surface of a typical A&N film grown epitax-
ial ly on A£203 by VPE, which is very rough. To fabricate the device, the
surface must be polished. Furthermore, as will be discussed in later
sections, the thickness of the A«-N film has a direct effect on the device
performance. It is therefore necessary to precisely control the thickness
of the AAN film.
The A«,N/AA2°3 was mechanically polished using Monsanto Syton polish as
the polishing agent. The thickness of the A&N film is monitored by cutting
grooves into the A«,N film and then counting the optical interference
fringes of a monochromatic sodium light at the groove edges. This method
provides a rough indication of the film thickness to an order of several
thousand angstroms.
2-6
Contact Printing
The fabrication procedure of the delay line is shown schematically in
Figure 2-5. In this lift-off technique, a dark field flexible mask was
used to expose the Shipley 1350J photoresist which was coated onto the
AaN/AJuO-j substrate. After developing the exposed photoresist, aluminum
metal is evaporated onto the relief pattern. The crucial step in this
process is the ability to define submicron lines during the exposure. This
is because the device linewidth is not much larger than the wavelength of
the exposure light, and if the mask is not in close contact with the
substrate, the light diffraction would smear the line definition.
1 1 X 1 1 i PHOTORESIST
SUBSTRATE
DEPOSITED
METAL
FILM
Figure 2-5. Lift-Off Technique Delay Line
Processing Steps
To achieve maximum linewidth resolution, a conformal vacuum frame
using a thin rubber membrane to lift the AaN/Aa^C^ substrate into intimate
contact with the flexible photomask was used. A conformal vacuum frame
holder was built using the guidelines developed at MIT Lincoln Laboratory.
Figure 2-6 shows the various parts of the conformal vacuum frame holder,
and Figure 2-7 shows it assembled and in operation. For the UV exposure,
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RUBBER
MEMBRANE
CONFORMABLE PHOTOMASK
CRYSTAL
COVER
VACUUM 2
VACUUM 1
CRYSTAL
HOLDER
TO ATMOSPHERE
VACUUM 1
ON FOR
INTIMATE
CONTACT
CRYSTAL MASK
VACUUM 2
ON DURING
ALIGNMENT
16 MIL MEMBRANE
OPEN TO ATMOSPHERE
Figure 2-7. Vacuum Frame Operational Details
the following sequence of steps is followed. First, the crystal or sub-
strate is held down during alignment by evacuating port 1. The flexible
photomask is pulled into intimate contact with the crystal by evacuating
port 2, and is bowed as it makes intimate contact. To eliminate this
bowing, the vacuum in port 1 is released to atmospheric pressure. In doing
so, the rubber membrane lifts the crystal upward, maintaining intimate
contact while eliminating the bowing. The holder is then exposed to UV
light which is highly collimated and of uniform exposure illumination.
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2.3.3 2 GHz Delay Line Packaging
The 2 GHz delay is packaged in a standard flatpack as shown in Figure
2-8. The SAW crystal is mounted using an RTV adhesive which serves to iso-
late the SAW crystal from mechanical stresses. Connections from the delay
line to the package are made using aluminum bond wires which also provide
inductive matching between the capacitive transducers and 50fl. The elec-
trical isolation for this package is greater than 50 dB up to 3 GHz. The
SAW delay line is hermetically sealed prior to the installation in an
oscillator.
2.4 CHARACTERIZATION OF DELAY LINES ON AiN/Afc-O., - SAW VELOCITY
DISPERSION AND TEMPERATURE COEFFICIENT
A variety of SAW delay lines were fabricated on the
their electrical response measured as a function of frequency as well as
temperature variation. By doing so, one evaluates the basic material pro-
perties of the AJ,N/A«,203 substrate and from these data optimizes the fabri-
cation parameters in order to obtain delay lines which meet NASA/TRW
requirements. The typical thickness of the As,N film in these experiments
is about 2 microns.
9 '
Figure 2-8. 2.2 GHz SAW Delay Line
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2.4.1 Electromechanical Coupling
oThe electromechanical coupling coefficient k was obtained by measur-
ing the transducer's radiation resistance R , static capacitance C , and
resonance frequency f . The static capacitance C. for A&N/AfcJD., is about
13 71 • 10 pF/mm-pair. The electromechanical coupling coefficient k was
calculated from the following relation
2The results show that k remains approximately equal to about 0.3 percent
for t/x > 0.8 (where t is the AfcN film thickness and x is the acoustic
wavelength).
2.4.2 SAW Velocity Dependence on T/x Ratio
Aluminum nitride on sapphire is a composite structure; therefore, the
surface acoustic wave velocity is dependent upon the thickness of the A&N
layer. Figure 2-9 shows the relationship between velocity and the AfcN
thickness to wavelength ratio (t/x). The open circles show the original
data taken by Lakin, et al . The closed triangles are TRW's measurements.
For t/x ratios of 0.75 and less, the two sets of data agree reasonably
well. For t/xs of 0.75, TRW's data shows a leveling off of velocity. The
penetration depth of the surface acoustic wave into the substrate is about
on wavelength. As the ratio t/x increases, more and more of the surface
acoustic wave is confined to the AjiN film. Thus, the leveling is due to
the fact that SAW is confined mostly to the AaN. It indicates the true
property of the AnN film.
2.4.3 Temperature Coefficient of Delay
The temperature coefficient of delay was determined by measuring the
frequency change of the SAW delay line oscillator as a function of fre-
quency. The results are shown in Figure 2-10, along with Liu's results.
Earlier, it was speculated that AiN had a negative temperature coefficient
of delay. Because A£203 has a positive coefficient of delay, the A«,N/Aa203
structure was expected to have a zero first order coefficient of delay at
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Figure 2-9. SAW Phase Velocity V Versus T /X, along A*,N C-Axis
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Figure 2-10. Temperature Coefficient of Phase Delay .Versus the
Ratio of AfcN Thickness to Wavelength
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some value of t/x ratio. As the curve indicates, an extrapolation of Liu's
data predicted that for a t/x of 0.7, the first order temperature coeffi-
cient of delay would go to zero. The maximum t/x achieved at the time was
0.6. This is because at the lower frequencies (<500 MHz) of the previous
performed measurements, the maximum growable As,N film thickness (<5 urn)
prevented the fabrication of high t/x ratio delay lines. During TRW s
investigation, delay lines with ratios as high as 1 were evaluated. As the
TRW data (triangles) shows, the coefficient did not go to zero as expected,
but rather reached an asymptotic value of 22 ppm/°C.
2.4.4 Propagation Loss
The propagation loss of the As,N/AA203 was calculated to be about 27
dB/cm at 2 GHz. This value was obtained by first calculating the mismatch
loss, adding to 6 dB bidirectional loss and then subtracting it from the
measured insertion loss. Of course, the propagation loss depends greatly
on the film quality and the substrate polish. However, most of the high
quality film had relatively low propagation loss. This low value enables
us to fabricate 2 GHz delay lines with unmatched insertion losses as low as
24 dB.
2.5 SAW OSCILLATOR DELAY LINE
Utilizing the data obtained from the previous study, especially the
wave velocity dependence on t/x, the delay line frequency can be adjusted
by changing the AaN thickness. A single mask allows adjustment of fre-
quency in the order of 10 MHz at the 2.144 GHz operating frequency. Two
delay lines were fabricated to be incorporated into the two deliverable
oscillators required in this program. The delay line parameters are
summarized in Table 2-2. The frequency response of the SAW 2 is shown in
Figure 2-11.
Table 2-2. SAW Delay Line Data Summary
Parameter
Center Frequency
Bandwidth (3 dB)
Untuned Insertion
Loss
SAW 1
2.1789 GHz
4.35 MHz
27.5 dB
SAW 2
2.145 GHz
5.3 MHz
28.5 dB
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3. 2.14 GHZ SAW OSCILLATORS
Microwave SAW oscillators provide an attractive alternative to more
conventional type oscillators for many applications. The 2.14 GHz SAW
delay line oscillators fabricated for this program were designed for use as
reference oscillators for a Ku-band source. The Ku-band reference source
takes advantage of the SAW oscillator's characteristics which make them
ideal microwave signal sources. The 2.14 GHz SAW oscillator microwave
signal source provides a significant improvement in size, weight, and
efficiency when compared to an equivalent multiplied bulk crystal source.
The 2.14 GHz AJlN/AUgO^ SAW delay lines were used as the frequency deter-
mining element in the fundamental mode oscillator. The high phase velocity
2.14 GHz SAW delay lines have significantly extended the upper frequency
limit of SAW oscillators while retaining the frequency stability character-
istics of lower frequency SAW oscillators.
3.1 OBJECTIVE
The objective of this task was to demonstrate and evaluate 2.14 GHz
Ax-N/AJUO-j SAW delay line oscillators as a microwave signal source. This
was accomplished as part of two programs, composed of the following tasks:
Phase 1: • Design and fabrication of the basic 2.14 GHz AS,N/Ai9Oo
SAW delay line oscillator c 5
• Design and demonstration of an electronic temperature
compensation circuit
t Characterization of the 2.14 GHz SAW oscillator and
demonstration of its use as the reference oscillator in a
Ku-band signal source.
Phase 2: t Repackaging the 2.14 GHz SAW oscillator as a hybrid micr-
owave integrated circuit (MIC)
• Characterization of the hybrid 2.14 GHz SAW oscillator
and demonstration of its use as the reference oscillator
in a Ku-band signal source.
3.2 SAW OSCILLATOR THEORY OF OPERATION
A SAW oscillator consists of a SAW delay line connected in a feedback
loop with an amplifier as shown schematically in Figure 3-1. This circuit
will oscillate at any frequency for which the total phase shift around the
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Figure 3-1. SAW Oscillator Functional Diagram
loop is an integer multiple of 2ir, and the gain of the amplifier is equal
to or greater than the net insertion loss of the feedback elements. The
conditions for oscillation can be expressed as:
2 IT fA
—IT—
and
where
Ls(f) = G(f, A)
(3.1)
(3.2)
f = oscillation frequency
i = center to center transducer separation
V = surface wave velocity
<l> = phase shift through all elements except SAW delay line
n = an integer
L<-(f) = insertion loss of SAW delay line
G(f, A) = amplifier gain as a function of f and output level, A
Solving (3.1) for f
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) (3.3)
As a general rule, L^f) and G(f, A) are very slowly varying functions of f
over a broad range around the frequency for which the oscillator is being
designed, but Ls(f) is a very strong function of frequency. The SAW delay
is designed as a bandpass filter whose response is ideally given by
Ls(f) = K (3.4)
where
X =
2»N(f-fQ)
Y =
2nM(f-f0)
K = insertion loss at f
N = number of finger pairs in first transducer
M = number of finger pairs in second transducer
'.1n/2'N(f-foV
I '. /
2TrN(f-fQ) '
L fo J
2
f 0 1
\ fo /
2TrM(f-fQ)
L fo J (3.5)
It is clear that the ideal case would be obtained when (3.3) is satisfied
at fQ. Equation (3.3) has nearly n solutions, but the gain term of (3.5)
can be adjusted such that the only simultaneous solutions to both (3.3) and
(3.5) occur in the immediate vicinity of fQ. So long as only one solution
to (3.3) fa l l s within the primary response of the SAW delay l ine , single
mode operation of the SAW oscillator is guaranteed.
It is also evident from (3.3) that some frequency modulation of the
SAW oscillator is possible. Taking the derivative
df = -
j
T
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(3.6)
This gives the expected result that the smaller the center to center trans-
ducer separation, i.e., the lower the delay line Q, the greater the SAW
oscillator tuning range. The usual method of accomplishing the tuning or
frequency modulation is via a varactor diode phase shift network.
The output phase noise density of the SAW oscillator can be expressed
by
Noise Power Density = KT + NF + L + 20 log Y1 + (w^) dBm/Hz
(3.7)
where
KT = -174 dBm/Hz
iu0 = the oscillator frequency
L = Ljdo) + LSU)
Q = the delay line loaded Q(fQ/Af3 dB)
AID = the offset frequency
Even when the bias conditions of the amplifier are carefully controlled,
thermal noise and transistor noise will still result in oscillator phase
and amplitude fluctuations. However, the phase noise component will gene-
rally dominate the amplitude noise. The noise power exhibits a floor at
large offset frequencies which is determined by the amplifier noise figure
and the delay line insertion loss. Minimum phase noise is achieved for
minimum delay line loss, minimum amplifier noise figure, maximum filter Q,
and maximum output power.
The preceding has established the design goals for the oscillator
circuit, in particular equations (3.3), (3.5), and (3.7). The following
discussion relates to the actual implementation of the circuitry surround-
ing the SAW delay line.
3.3 GHz SAW OSCILLATOR DESIGN CONCEPT
The 2.14 GHz SAW oscillator circuit functions, SAW delay line, gain
blocks, and phase shifter were implemented using discrete component cir-
cuiting and standard commercial RF hybrids. Discrete circuitry assembled
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on a duroid circuit board was used to realize the delay line matching
circuits, the voltage-controlled and fixed phase shifters, and the tempera-
ture compensation circuitry. Standard commercially available hybrid
packaged RF amplifier circuits were used to implement the oscillator gain
blocks. The SAW delay line was housed in a sealed flatpack package.
All SAW oscillator circuitry is mounted on and interconnected by the
duroid circuit board. The various discrete component circuit functions
were fabricated directly on the duroid circuit board. The delay line
matching circuit consisted of lumped element air core inductors which were
resonated with the SAW delay lines internal shunt capacitance. The match-
ing circuits transform the SAW delay line impedance to 50 ohms. The
electronic phase shifter function was implemented using a voltage tuned
bandpass filter. The phase shift through a bandpass filter varies across
the bandpass of the filter; therefore as the frequency of the filter is
changed, the phase shift at a specific frequency varies. The voltage
tunable bandpass filter is a three-pole varactor tuned resonant line design
fabricated directly on the duroid circuit board. The voltage tunable
bandpass filter provides approximately 100 degrees of voltage-controlled
phase shift within its bandpass.
The temperature control circuit was assembled on the duroid board
using discrete components and conventional printed circuit assembly tech^
niques.
The SAW oscillator circuit gain was realized using standard Avantek
TO-8 packed RF amplifiers. One UTO-2311 and four UTO-2303 amplifiers are
used in the 2.14 GHz SAW oscillator circuit. The low noise UTO-2311
amplifier is used as the low signal level point, at the output of the SAW
delay line. The UTO-2311 has a noise figure of 5 dB over a frequency range
of 1700 to 2300 MHz and has a gain of 8 dB. The UTO-2303 amplifiers are
used to provide the remainder of the loop gain and to provide a high level
buffered output port which minimizes loading effects on the oscillator.
The UTO-2303 is a high level amplifier which has 8 dB of gain over the 1700
to 2300 MHz.
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3.4 2.14 GHz SAW OSCILLATOR TEMPERATURE COMPENSATION CIRCUIT
The high phase velocity AaN/AACU material used in the fabrication of
the 2.14 GHz SAW delay lines has a greater temperature variation than
ST-cut quartz. The temperature characteristics of the AfcN/AfcpO-, material
are dependent on the T/x ratio. In order to offset the AJiN/AfcpOo's tem-
perature variation, a temperature compensation technique was included in
the 2.14 GHz SAW oscillator design.
Temperature compensation of the 2.14 GHz oscillator was accomplished
with an active electronic circuit. The SAW oscillator is a voltage con-
trolled design in which the frequency can be shifted by changing the volt-
age supplied to the electronic phase shifter. By applying an appropriate
voltage to the frequency control input of the SAW oscillator, its frequency
can be maintained constant with respect to varying temperature. A plot of
the varactor tuning voltage required to maintain a constant oscillator fre-
quency as the temperature is varied is shown in Figure 3-2,.
FREQUENCY = 2.140 GHz
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Figure 3-2. Phase Shifter Control Voltage Versus Temperature
A temperature compensation circuit generates the voltage- temperature
function required to stabilize the SAW oscillator frequency over tempera-
ture. The temperature compensation circuit, shown in Figure 3-3, consists
of a temperature sensing element (sensistor) which changes resistance with
temperature. The varying resistance is converted to a voltage which is
conditioned by an operational amplifier to generate the proper frequency
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correction voltage. Figure 3-4 shows the temperature stability of a
typical 2.14 GHz A*N/A*203 SAW oscillator with and without the electronic
temperature compensation circuit. Over a frequency range of -20 to +140°F,
the uncompensated SAW oscillator frequency varies 6 MHz. When the temper-
ature compensation is applied, the frequency variation over the -20 to
+140°F temperature range drops to 1.1 MHz.
ZENIER ' •
1
Figure 3-3. Temperature Compensation Circuit
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Figure 3-4. 2.14 GHz SAW Oscillator Temperature
Characteristics
3.5 2.14 GHz SAW OSCILLATOR DETAILED DESIGN
A detailed block diagram of the 2.14 GHz SAW oscillator is shown in
Figure 3-5.
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Figure 3-5. 2.14 GHz SAW Oscillator Block Diagram
The oscillator's feedback loop is formed by the SAW delay line, four
Avantek TO-8 amplifiers, and the phase shifter bandpass filter. The out-
put of the 2.14 GHz SAW delay line is matched to the 50n input impedance of
the first loop amplifier, an Avantek UTO-2311, Al, with a lumped element
series inductor. The UTO-2311 is a low noise figure amplifier used at the
low signal level point at the output of the delay line to maintain the
highest signal to noise ratio possible. The UTO-2311 amplifier has 8 dB of
gain at 2 GHz and a 5 dB noise figure. The output of the UTO-2311 ampli-
fier drives a selectable length of 0.020 inch diameter semirigid coaxial
cable. The selectable coaxial cable is used to coarse set the total phase
shift around the oscillator feedback loop to an integer multiple of 2*
degrees. A UTO-2303 amplifier, A2, follows the coaxial line and provides
an additional 8 dB of loop gain. The output of the A2 amplifier is
coupled to the input of a three-pole varactor tuned bandpass filter.
The bandpass filter is used as a voltage controlled phase shifter.
The filter consists of 3 resonant lines which were fabricated directly on
the duroid circuit board. The filter is electronically tuned by capaci-
tively loading the resonant lines with varactor diodes. The output of the
filter is coupled to a second UTO-2303 amplifier, A3, which results in a
circuit gain of approximately 22 dB at this point, three 8 dB amplifiers
and approximately 2 dB of filter loss. The signal at the output of the
second UTO-2303 amplifier is divided between the inputs of two UTO-2303
amplifiers A4 and A5. Amplifier A4 is in the feedback loop and its output
is connected to the input of the SAW delay line. A4 is the high level
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point of the feedback loop and operates in a gain compressed condition such
that the net loop gain is unity. The other UTO-2303, A5, is the output
buffer amplifier. The output buffer amplifier provides a high level output
signal and isolates the SAW oscillator from output loading effects.
3.6 2.14 GHz SAW OSCILLATOR DATA SUMMARY
A summary of the 2.14 GHz SAW oscillators key performance parameters
is shown in Table 3-1. The performance of the 2.14 GHz SAW oscillator is
compared with the program design goals.
Table 3-1. 2.14 GHz SAW Oscillator Performance Summary
Parameter
Power Output
Frequency
Frequency Settability
Temperature Settability
0°F to 120°F
Aging
Phase Noise dBc/Hz
10 Hz
100 Hz
1 kHz
10 kHz
100 kHz
1 MHz
Design Goal s
0 to +20 dBm
2.2 GHz
+0.15 3 dB BW
+0.002%
1 x 10"8 pp day
Performance
+17 dBm
2.149
+0.20
+0.016%
2.25 x 10"6 pp day
-16 dBc
-41 dBc
-73 dBc
-102 dBc
-126 dBc
-148 dBc
The temperature stability of temperature compensated SAW oscillator
number 1 is +0.016 percent or +350 kHz over a 0 to 120°F temperature range.
Without temperature compensation, the oscillator frequency changes to
+0.096 percent or +2.1 MHz over the same temperature range. The tempera-
ture compensation circuit improves the temperature stability of the 2.14
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GHz AAN/AApO- SAW delay line oscillator by a factor of 6. The temperature
stability of the number 2 SAW oscillator is +300 kHz over the 0 to 120?F
temperature range. The temperature performance data for the two 2.14 GHz
SAW oscillators is summarized in Table 3-2 and Figures 3-6 and 3-7.
Table 3-2. 2.14 GHz SAW Oscillator Temperature
Data Summary
Parameter
Frequency
Temperature Stability
0 to 120°F
Output Power
Output Power Variation
Oscillator 1
2179 MHz
+0.016%
+16 dBm
+0, -0.5 dB
Oscillator 2
2148 MHz
+0.017%
+15.75 dBm
+0, -0.6 dB
" 2183,
TEMPERATURE
COMPENSATED
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Figure 3-6. SAW Oscillator Number 1 Temperature Characteristics
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Figure 3-7. SAW Oscillator Number 2 Temperature Characteristics
The phase noise of the 2.14 GHz SAW oscillator was measured by TRW's
metrology department. The measurement was made over the frequency range
from 20 Hz to 1 MHz from the carrier. A phase noise plot of a typical 2.14
GHz SAW oscillator is shown in Figure 3-8. The oscillator phase noise
exhibits a 20 dB per decade slope and has a noise floor of -160 dBc/Hz.
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5-100
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-140
-160
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TEST FREQUENCY = 2.148 GHz
SAW OSCILLATOR 2
Figure 3-8. 2.14 GHz SAW. Oscillator Phase Noise
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3.7 2.14 GHz HYBRID PACKAGED SAW OSCILLATOR DESIGN CONCEPT
The 2.14 GHz hybrid packaged SAW oscillator is functionally similar to
previous TRW designs. The SAW oscillator's circuitry was divided into two
functional sections which were packaged separately. One hybrid package
contains the A«,N/A«-203 SAW delay line, the matching circuits, and the elec-
tronic phase shifter. The second contains the 2 GHz amplifier circuitry.
A coarse phase set coaxial line and level set attenuator which are used to
control the oscillator's feedback characteristics are mounted external to
the hybrid packages. The two hybrid packages with a minimum of external
circuitry form a complete 2.14 GHz voltage-controlled SAW oscillator.
The SAW oscillator circuitry was configured as two hybrids for several
reasons. The primary consideration in selecting a two package design is
that special handling and cleaning procedures are required by the SAW delay
line. This configuration places the active transistor amplifier circuitry
and the SAW delay line in separate hybrid packages which can be assembled
using techniques and processes which are optimum for the specific devices
involved.
The two-package design significantly reduces the possibility of damage
to the SAW delay line during the hybrid circuit alignment procedure. The
amplifier circuit may require several iterative tuning operations during
which the SAW delay line would be subject to damage if they were housed in
the same package. The two-package concept also has the advantage that the
amplifier hybrid which is a wideband design can be used with different SAW
delay lines to build oscillators anywhere within the 1900 to 2600 MHz
design range. The external phase shifter and level set attenuator allows
any amplifier and delay line hybrid to be used in an oscillator assembly;
they do not have to be built in a matched set.
3.8 2.14 GHz HYBRID PACKAGED SAW OSCILLATOR DETAILED DESIGN
A schematic diagram of the 2.14 GHz Hybrid packaged SAW oscillator is
shown in Figure 3-9.
The majority of the 2.14 GHz hybrid packaged SAW oscillator circuitry
is contained within the SAW delay line hybrid and the amplifier hybrid.
The two hybrid packages and the external components used to set the feed-
back loop phase and amplitude are mounted on a duroid interconnect board.
3-12
The complete 2.14 GHz SAW oscillator assembly is housed in a 3.6 x 2.9 x
1.0 inch aluminum housing.
+15 VOLTS
12,31
SAW AMP HYBRID
34
. 2.14 GHz OUTPUT
15 SAW DELAY LINE
HYBRID
11
p
PHASE ADJUST COAXIAL LINE
-ar ID1
LEVEL SET ATTENUATOR
Figure 3-9. 2.14 GHz Hybrid Packaged SAW
Oscillator Schematic
The 2.14 GHz oscillator's feedback phase shift is set by selecting the
proper length of a 0.020 inch semirigid coaxial transmission line to
provide the necessary feedback loop phase shift. The feedback loop level
set attenuator is also placed external to the hybrid packages on the duroid
interconnect board. The attenuation is provided by a resistive pad con-
sisting of a network of discrete chip resistors. These are the only two
circuit functions that are not contained within the two SAW oscillator
hybrid packages.
A detailed schematic diagram of the 2.14 GHz SAW delay line hybrid is
shown in Figure 3-10.
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Figure 3-10. 2.14 GHz SAW Delay Line Hybrid
Schematic Diagram
This hybrid contains all the circuit elements and functions which are
directly related to the SAW delay line. The 50 ohm signal input to the
hybrid is matched to the SAW delay line using an L section network con-
sisting of a shunt input capacitance, Cl, with a series inductance, LI, to
the delay line. The output of the SAW delay line is transformed back to 50
ohms at the input of the phase shifter circuit using a second L network.
The phase shifter consists of a 2 GHz Lange coupler, X2, which has its 90°
ports terminated with a variable reactance. The variable reactances
(varactor diodes) phase shift and reflect the input signal back through
the Lange coupler. The Lange coupler recombines the phase shifted signals
which then appear at the output port. The varactor diodes, Dl through D4,
are GHz Devices type GC1601 chip devices. The bias is applied to the
varactor diodes via a pair of decoupling networks consisting of inductors
L3, L4 and capacitors C4 and C5. The circuit is fabricated on a 0.025 inch
alumina substrate. The 2.14 GHz SAW delay line circuit is housed in a 1.0
x 0.75 x 0.15 inch, 30 pin Tekform 50112 package.
A block diagram of the 2 GHz SAW amplifier is shown in Figure 3-11.
The 2 GHz SAW amplifier hybrid contains five amplifier stages and a
Wilkenson power divider. Four of the amplifier stages are part of the SAW
oscillator's feedback path and provide approximately 30 dB of loop gain.
The amplifiers have been configured using two-stage designs consisting of
two cascaded Hewlett-Packard HXTR 5001 transistors on each substrate.
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Figure 3-11. 2 GHz SAW Amplifier Block Diagram
The amplifier was designed using CAD (computer-aided design) pro-
cedures and uses conventional RF circuit techniques. Each transistor uses
gain compensating feedback in addition to broadband input and output
matching circuits to achieve the desired bandpass characteristics. Then
each is biased using an active bias network consisting of two 2N2907
transistors and an LM113 precision voltage reference. Two of the two-stage
amplifier substrates are cascaded to provide the 30 dB of feedback loop
gain. The output of the four-stage amplifier is power split by a Wilkenson
3 dB power divider. One side of the power divider provides the signal for
the SAW oscillator's feedback loop. The second power divider output drives
the input to a one-stage output buffer amplifier. The output buffer
amplifier is the output half of the two-stage cascaded circuit and uses the
HXTR 5001 transistor to provide a +8 dBm output level.
3.9 2.14 GHz HYBRID PACKAGE SAW OSCILLATOR" DATA SUMMARY
A summary of the 2.14 GHz hybrid packaged SAW oscillator's key perfor-
mance parameters are shown in Table 3-3. The performance of the 2.14 GHz
hybrid packaged SAW oscillator is compared with the program design goals.
The temperature stability of the hybrid packaged oscillators is +0.104%.
It should be noted that the hybrid package 2.14 GHz SAW oscillator does not
have an electronic temperature compensation circuit. Figure 3-12 is a plot
of the temperature characteristics of the SAW oscillator. The frequency
varies from 2.1492 to 2.1447 GHz over a -20°C to 50°C temperature range,
while the output power remains within +0.4 dB of the +8.2 dBm level.
3-15
Table 3-3. 2.14 GHz Hybrid Packaged SAW
Oscillator Data Summary
Parameter
Power Output
Frequency
Frequency Settability
Temperature Settability
-20 to 50°C
Phase Noise dBc/Hz
100 Hz
1 kHz
10 kHz
100 kHz
1 MHz
Design Goal
0 to +20 dBm
2.2 GHz
+0.15, 3 dB BW
+0.002%
Performance
+8 dBm
2.147 GHz
+0.2
+0.104%
-34 dBc
-62 dBc
-90 dBc
-112 dBc
-132 dBc
The phase noise of the 2.14 GHz hybrid packaged SAW oscillator was
measured by TRW's metrology department; the measurements were made over a
frequency range from 20 Hz to 1 MHz from the carrier. A phase noise plot
of a hybrid packaged 2.14 GHz SAW oscillator is shown in Figure 3-13. The
oscillator phase noise exhibits a 20 dB per decade slope, and the measure-
ment setup has noise floor approximately 20 dB below the measured data.
3.10 2.14 GHz*SAW OSCILLATOR DATA COMPARISON
The electrical performance of the temperature compensated SAW oscil-
lator and the hybrid packaged SAW oscillator differs in two major areas.
The first difference is that the hybrid version of the SAW oscillator does
not have the active temperature compensation. The temperature compensated
oscillator has a stability of 5.6 x 10 ppm/°C while the uncompensated
oscillator has a stability of 3 x 10 ppm/°C. Figure 3-13 is a plot of
the temperature characteristic of the two oscillators.
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The second area of major performance variation is the phase noise
characteristic. There are several factors that affect the phase noise and
account for the majority of the difference in phase noise performance. The
phase noise characteristics of the two oscillators are shown in Figure
3-14. The noise power density of a SAW oscillator can be expressed by:
Noise Power Density = KT + NF + L - PO + 20 log [' * ar^-1L 2QAu J dBm/Hz
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where
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Figure 3-14. 2.14 GHz SAW Oscillator Phase
Noise Comparison
KT = -174 dBm/Hz
0,0 = oscillator frequency
L = L^J + Ls(u)
Q = delay line loaded Q
AW = offset frequency
PO = output power
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For the 2.14 GHz temperature-compensated SAW oscillator and the hybrid
packaged SAW oscillator, the values of uO, L, and Q are s imilar , which
should result in comparable phase noise performance. The output level of
the hybrid packaged oscillator is +8 dBm, 9 dB less than the +17 dBm output
level of the temperature compensated SAW oscillator. The 9 dB difference
in the oscillator's output power is responsible for the majority of the
phase noise difference, approximately 10 dB at 1 kHz.
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4. TED DIVIDER
The TED divider is a device capable of coherently dividing a microwave
signal. The TED operates at frequencies much higher than conventional fre-
quency dividers, in this case a divide-by-seven at 15 GHz. The 15 GHz
divide-by-seven circuit provides a very attractive way of implementing a
phaselocked Ku-band frequency source. The basic TED divider circuit is
very simple and small in size when compared to the alternate approach, a X7
multiplier. The potential advantages the TED divider offers in frequency
source applications could significantly simplify many microwave circuit
designs.
4.1 OBJECTIVES
The objective of this effort was to design and fabricate a TED divider
circuit suitable for use in a 15 GHz phase locked frequency source. To
accomplish this goal, the following tasks were addressed during the course
of two programs.
Phase 1: • Design and fabricate TED devices
• Evaluate TED devices as frequency dividers
• Identify problem areas.
Phase 2: • Optimize TED device design
• Design, fabricate, and demonstrate a TED temperature
compensation technique
• Use the TED divider in the Ku-band phaselocked frequency
source.
4.2 TED THEORY OF OPERATION
The TED is a TRW-developed n-type GaAs TED triode. The triode struc-
ture is formed by adding a gate structure between the TED anode and cathode
terminals. The output frequency of the TED is determined by the electrical
length (transit time) between the anode and cathode of the device. An
electron domain initiated at the cathode travels along the length of the
»
device to the anode. The travel time of the domain determines the output
frequency of the device. When an electron domain has been formed, another
domain cannot be initiated until the domain in transit reaches the anode.
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Therefore, if the TED device is biased so that new domains are initiated by
the injection of a signal into the gate structure, the device can be used
as a frequency divider because the TED will not react to trigger p ises
during its transition time. In the case of the 15 GHz divider, the six
input pulses which are applied during the transition time do not initiate a
new electron domain. The seventh pulse, which is applied after the domain
has arrived at the anode, reinitiates a new electron domain at the cathode.
Figure 4-1 is a photograph of a TED device showing the anode, cathode and
gate structures. Figure 4-2 is a TED divider circuit diagram showing how
the TED is used as a frequency divider.
15 GHZ INPUT >
- BIAS
BIAS
ANODE
CATHODE
2 . 1 4 U GHZ
OUTPUT
Figure 4-1. 2.144 GHz TED
4.3 TED DEVICE DESIGN
Figure 4-2. TED Divider Circuit
The basic design of TED 's as reported in the literature expresses the
frequency of operation in terms of the transit length, Sit, and the satura-
tion velocity Vo, as:
Another empirical relationship by Claxton et al., suggests that the
frequency term include the low field mobility as:
F = 1.27 10' WOO
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Investigations on a TRW funded program indicate that the frequency of
oscillation may vary with concentration, contact resistance, and anode and
gate bias. A developed mode suggests that the transit length varies as the
width of the stationary domain, which is launched at the gate.
The model considers the device divided into three sections, as indica-
ted below in Figure 4-3. The low field region between the gate and cathode
is region I, the region under the gate depletion is region II, and the
transit length from gate to anode is region III.
CATHODE
—LG—
Gw ANODE
I I I
Figure 4-3. TED Model
The anode to cathode bias, VAC, is then the sum of the voltage drop
across the three regions, and is given by:
VAC = VI
This analysis is used to design for a given frequency and the power dissi-
pation.
Because there is a minimum field requirement for the transit region,
VJT T may be considered fixed for a certain frequency and Nd product. The
power dissipation, Pd, may be given as the product of the threshold voltage
v\ and the peak current, where
n X I
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Pj can be minimized by minimizing VT, V T T , and V j j j . The primary approach
is to make the active channel in region III as narrow as possible, and the
thickness of the active layer, d, in this region as thin as is consistent
with achieving differential negative resistance. An Nd product of >1 x
17 210 cm must be maintained. The lower limit on the channel width is lOd
to allow the domain to form. Additionally, the dissipation in region I and
region II may be minimized by minimizing «,g and fcq_c- The lower limit on
ig is ig > 3d to avoid rounding of the entire depletion region. The limit
on i is dependent upon the minimum geometry that can be resolved with
photolithographic processes,
in Figure 4-4.
Typical values used in our designs are shown
Figure 4-4. TED Geometry
Using the TED model, for a given N d and a given f , a slight in-o o o'
crease in NQd0 causes fQ to increase. This has been verified experimen-
tally. Additionally, the oscillation frequency has been shown to vary with
gate and anode bias. A slight decrease in power dissipation is possible if
the Nd product is trimmed to a minimum and the correct bias conditions are
chosen.
When designing for a minimum power dissipation, the magnitude of the
current swing during oscillation should not be ignored. Because VAC is
relatively constant for a desired frequency, the channel width will deter-
mine the current flow, for both the dc and the small signal cases. To
minimize the current, the channel should be as narrow as possible.
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For a given Nd and fixed L and L , V, and Vjj are independent of the
channel width. However, to reduce Vj and Vjj, Lg and Lgc must be reduced.
The lower limit on the channel width is lOd to allow the domain to
form. The reduction of L and L is in part dependent on the state of the
art of photolithography. Additionally, L_ should be greater than 3d to
avoid rounding of the depletion region, which would make domain nucleation
more difficult.
The material parameters are determined using the computer program for
a given frequency, anode to gate spacing, and biasing conditions. The
program uses the transit length variation as of function of Nd and bias to
determine the frequency.
4.4 MATERIALS TECHNOLOGY
4.4.1 Introduction
All TED devices developed in this program were fabricated with GaAs
epitaxial wafers grown at TRW. Although the GaAs material development was
not a part of this device study, the techniques employed in growing and
characterizing the epitaxial wafers will be described in this section for
completeness.
4.4.2 Epitaxial GaAs Deposition
The epitaxial layers were deposited in a vapor phase, vertical deposi-
tion system employing AsH.,, Ga, and HC1 as its principal reactants. The
epitaxial system is shown in Figure 4-5 and consists of a five-zone furn-
ace, a reactor tube, and a gas flow control system. Zone one preheats
the entry gases and zone two maintains the Ga reservoir at the desired
temperature. Zone four is the region where epitaxial layer deposition
takes place, while zone three and zone five are buffer zones for temper-
ature stabilization at zones two and four.
The resistance heated furnace is split and operates in a clamshell
motion which aids in rapid cooling of the deposition chamber. The furnace
is equipped with heat shields which cover each half of the furnace. These
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Figure 4-5. Schematic of EPI Reactor
serve to establish an equilibrium temperature in the furnace prior to
locking the two halves around the reactor tube, permitting the deposition
chamber to be brought rapidly to the desired deposition temperature. This
minimizes outdiffusion of dopants from the substrate during the time the
wafer is being brought up to the deposition temperature. The reaction tube
has three entry ports for introducing the reaction gases. One port con-
tains the Ga reservoir, through which HC1 is passed to form GaClj. A
second port is used for AsH3 and H2, and the third port is used for HC1 and
H2 for etching and control of the background doping concentration. The
deposited layer may be doped with -sulfur by the introduction of H2S at the
second port.
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4.4.3 Chemistry of Epitaxial Growth
Epitaxial growth in an arsine reactor occurs by a sequence of rever-
sible chemical reactions as follows:
a) Formation of GaCl at the Ga reservoir
3 HC1 + 3 Ga * 3 GaCl + - H2 (4.1)
b) Decomposition of arsine gas to arsenic vapor at high
temperature
2 AsH3 * 7 As4 + 6 H2 (4.2)
c) Epitaxial growth of GaAs on the substrate
2- As4 + 3 GaCl * 2 GaAs + GaCl-j (4.3)
In the absence of impurities, reactions (4.1) through (4.3) would lead
to undoped GaAs films. It has been shown, however, that Si is a major
background impurity in quartz reactor systems. According to DiLorenzo
chlorosilanes may be produced by high temperature reactions of H2 and HC1
with the quartz tube.
nHCl + (4-n) H2 + Si02 > SiClnH4_n + 2 H20 (4.4)
for n = 1, 2, 3, and 4. At the substrate Si may be incorporated in the
epitaxial film as a background dopant, as follows
(n-2) H2 + SiClnH4_n + Si + nHCl (4.5)
J.V. DiLorenzo, "Vapor Growth of Epitaxial GaAs: A Summary of Parameters
Which Infouence the Purity and Morphology of Epitaxial Layers," Journal of
Crystal Growth, Vol. 17, pp 189-206, (1972).
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This reaction can occur simultaneously with (4.3) and represents doping of
the epitaxial film with Si. The activity of Si incorporation is given by
PSiCl H.
 n
•S1 • *n Tn-^  <*•«>
Y
 HC1
Where the Kn represents the various equilibrium constants of reaction (5),
and the P's are the partial pressures of the constituents which are pro-
portional to the mole fractions. Thus the unintentional doping by Si is
inversely proportional to the partial pressure of HC1 in the reactor.
DiLorenzo's studies of this phenomenon were undertaken in a reactor using
AsCl3 in which the HC1 partial pressure depends upon the AsCl3 mole frac-
tion from the reaction
3 H2 + 2 AsCl3 * \- As4 + 6 HC1 (4.7)
He verified the marked inverse dependence of the impurity concentration on
the AsCU mole fraction.
In the arsine reactor of the present study, the HC1 mole fraction may
be increased directly by increasing the partial pressure of HC1 in the
third input port of Figure 4-5. By this method it has been possible to
consistently grow undoped GaAs films with free carrier concentrations less
than 1013 cnf3.
Materials for particular applications are prepared by intentionally
doping with sulfur to the required concentration by controlled introduction
of H2S into the reactor during growth. Doped epitaxial films with free
carrier concentrations ranging from 10 -2 x 10 cm have been prepared
for different applications. Materials prepared for fabrication of devices
1 fi — "\in this study employed concentrations from 1015 -2 x 10 cm" .
4.4.4 Characterization of GaAs Epitaxial Material
The techniques used to characterize the GaAs materials used in this
study have been developed and refined over a period of several years. The
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standard characterization methods include Hall measurements, concentration
profiling by capacitance-voltage methods, surface examination and thickness
measurement.
4.4.4.1 Hall Measurements
The mobility u and carrier concentration n are determined in a magne-
tic field of 5 kG by the van der Pauw method. The Hall mobilities of
materials grown at TRW are plotted in Figures 4-6 and 4-7 as a function of
free carrier concentration at measurement temperatures of 300 and 77°K
respectively. These points are superimposed in the figures on curves given
*
by Rode and Knight for experimental values of Hall mobilities and theore-
tical values of the electron drift mobility. Compensation ratios, 5, (the
ratio of ionized impurity concentration to free electron concentration)
of one and two have been used for the two theoretical curves shown. At
300°K, the error in comparing Hall mobility and electron drift mobility is
small. The epitaxial materials grown at TRW compare very favorably with
the material grown at other laboratories (the experimental line) and
indicate a compensation factor of about 2 for the unbuffered material.
This result could only be achieved in high quality films since the compen-
sation ratio, estimated in this manner, is also a measure of the point
defects in the crystal.
4.4.4.2 Doping Concentration and Layer Depth Measurements
The doping concentration of the active layer is determined from the
I-V data in the Hall mobility measurement and substantiated with a differ-
ential capacitance-voltage technique. The capacitance-voltage measurement
of a Schottky diode on the material gives both concentration and epitaxial
layer depths. The concentration is expressed as
M =
D.L. Rode and S. Knight, "Electron Transport in GaAs," Phys. Rev. B, Vol.
3, No. 8, pp. 2534-41, (15 April 1971).
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where the capacitance C is the average of two differential capacitance
measurements, e is the dielectric constant, eo the permittivity of free
space, q the electronic charge, and A the diode area.
The variation of the diode capacitance with applied voltage is used to
determine the electrical thickness of the epitaxial layer. The depletion
spreading is expressed as
ee A
X =-T°-
The electrical depth is determined arbitrarily as the point where the
doping concentration is reduced by a factor of two. The C-V data is
computed and plotted automatically on a profiler. The C-V method of
thickness measurement is limited by the fact that the Schottky barrier
diode breakdown voltage is sometimes lower than the pinch-off voltage.
In such cases, the mechanical layer thickness is determined by a groove and
stain technique. It should be noted that the electrical thickness can be
appreciably less than the mechanical thickness due to out diffusion of Cr
from the substrate into the epitaxially deposited layer.
4.5 TED FABRICATION PROCESS
^ A flow diagram of the standard fabrication process is illustrated in
Figure 4-8. The various processing steps were basically developed on other
programs and have been discussed in previous reports (1, 2). The key steps
directly relating to developing devices for the 2.144 GHz application are
also discussed here. These include the materials, the ohmic contacts, and
the device characterization.
The process sequence begins with an epitaxial wafer of the desired
thickness and concentration, shown in Table 4-1.
An epitaxial layer thickness of ~1 urn and a concentration of 2 x 10IP o
was chosen to given an Nd > 10 cm . This Nd product relationship seems
to be necessary to achieve differential negative resistance.
The active epitaxial layer was also deposited onto a semi-insulating
epitaxial buffer layer. The buffer layers, which are deposited on Cr doped
substrates, were necessary to achieve differential negative resistance when
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Figure 4-8. Standard Processing Sequence of this Study
Table 4-1. GaAs Material Used for TED Fabrication
EPI
No.
1430
1430
Thickness
(um)
0.9
0.75
ND
(ATOMS-cnf3)
2.2 x 1016
2.2 x 1016
Hall
Mobility
cnT
VOLT-SEC
6400
6400
TED
Run No.
T-2-1
T-2-2
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12 ?low Nd product values (near 10 cm ) were used. Devices are isolated on
the wafer by etching mesas, which are formed by using a photolithographic
masking technique followed by an anisotropic etch. A typical r csa with
good gate coverage is shown in Figure 4-9.
Figure 4-9. SEM Photograph
A gold-germanium alloy contact is used at the anode and cathode. The
germanium from this alloy mixture provides n-type doping for the GaAs in
the contact region. A platinum and gold layer or a thick gold layer is
used over the AuGe contact to provide sufficient metallization for thermo-
compression bonding.
The gold-germanium is deposited sequentially, or as a eutectic mix-
ture. When the contact metallization is applied, silox is used as a
protective covering over the entire wafer except in the contact regions to
prevent contamination of the channel or mesa areas. After the contacts are
sintered, the Gunn devices are characterized prior to gate metallization.
The gate metal is deposited and then delineated using a photolithographic
technique. After the gates are delineated, they are sintered at 300 C.
The mounting and bonding of the devices are dependent upon the partic-
ular application. In the standard mounting technique, the wafers are
thinned to a thickness of ~5 mils, and a gold metallization evaporated on
the backside of the wafer. The wafer is then mounted to the test fixture
or circuit using either a silver conducting epoxy or by eutectic mounting.
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In this specific case, the mounting was varied to control the heat dissipa-
tion to specific values. Because it was determined that a broader tuning
range was achieved at higher temperature, the mount ing was performed in a
manner to increase the thermal impedance R , rather than decrease it.
4.6 TED DEVICE EVALUATION
The individual TED devices were characterized in detail. DC screening
of the individual devices was started early in the TED fabrication process.
The device is characterized as soon as the mesa etch step is complete.
The ini t ial measurement of the devices ( I -V) cathode-anode current-voltage
characteristics serve as a reference point. After each subsequent critical
step in the process. The I-V characteristic is remeasured to ensure that
the device has not degraded. In addition to providing a check on the
fabrication process, the dc negative resistance characteristic must be
present if the device is to operate properly at microwave frequencies. The
presence of dc negative resistance does not ensure RF performance, but it
el iminates defective devices early in the processing sequence. The T E D ' s
gate I-V characteristics also provide insight into the RF performance of
the TED. The gate I-V characteristics are also monitored using the curve
tracer and a scope camera to record the data. The measurement of gate I-V
curves serves chiefly as an indication of the quality of the Schottky
barrier contact. One of the key parameters of interest when TED's are
being evaluated is gate triggering sensitivity. The gate I-V curves are
not very informative in this regard. However, an indication of triggering
sensitivity is gained by monitoring the cathode-anode I-V curve whi le
varying the gate bias. Given two TED's which are physically the same, the
device whose peak current is depressed further for a given change in gate
bias wi l l have the better trigger sensitivity. Addi t iona l ly , the slope of
the I-V characteristics in the high f ield region gives an indication of the
trigger sensitivity. Flat slopes result on devices with poor trigger
sensitivity.
Figure 4-10 shows a typical TED I-V characteristic. The negative
resistance region of the characteristic can be clearly seen, the family of
curves is generated by varying the gate voltage.
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Figure 4-10. Typical TED I-V Characteristics
After completion of fabrication and DC evaluation, the TED devices
were mounted in an RF evaluation test fixture. The RF evaluation fixture
allows 50 ohm microstrip transmission lines to be connected to the TED's
gate and anode. After the TED's are mounted in the RF test fixture, their
RF characteristics could be evaluated in detail. The TED's were designed
to operate at 2.14 GHz; however, the actual operating frequencies were
somewhat high, typically in the 2.1 to 2.4 GHz range. The operating
voltages were in the range of 25 to 45 volts on the anode and 0 to -4 volts
on the gate. To achieve a 10 MHz locking range, an input power in the
range of 0 to -18 dBm was required with a resulting output power in the
range of -10 to -20 dBm. Figure 4-11 shows the locking bandwidths versus
temperature and input power for a typical TED in a divider circuit. This
figure clearly indicates a wider locking range at the higher operating
temperature, a phenomenon typical of all the TED's measured. This charac-
teristic appears to be related to a decrease in mobility in the GaAs at
higher temperatures.
The decrease in mobility apparently reduces the triggering threshold
of the device producing higher triggering sensitivity and wider band opera-
tion. A plot of this frequency variation with temperature is shown in
Figure 4-12. Two sets of bias conditions are plotted. The TED's were
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maintained at a constant operating frequency over a -23° to +65°F tempera-
ture range by adjusting the gate bias voltage. A plot of the required gate
voltage for constant frequency operation for a typical TED is shown in
Figure 4-13. The gate bias voltage could be used to temperature compensate
the TED if the appropriate vol tage-temperature characteristic was genera-
ted. The problem with this technique can be seen in Figure 4-11. The
frequency of operation can be maintained using the gate bias but as the
temperature decreases, the locking range also decreases.
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Figure 4-11. Locking Bandwidth versus Temperature
and Input Power
4.7 TED TEMPERATURE COMPENSATION
Two general TED temperature compensation techniques were considered.
The TED's operating frequency can be stabilized by adjusting the bias
voltages as the temperature changes. This approach, however, has two major
problems. The required bias voltages are extremely nonl inear and are
unpredictable. Generating the temperature compensating bias voltage would
require a complex circuitry which would have to be tailored to each indi-
vidual TED. The bias compensation approach also has the problem of de-
creased locking bandwidth at lower temperatures. The bandwidth shrinkage
phenomenon can be easily seen in the bandwidth versus temperature plot of
Figure 4-11.
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The second technique for extending the TED divider's operating range
is to maintain the TED at a constant temperature. The TED temperature is
maintained slightly above the highest operating temperature by externally
heating the device as the operating temperature is reduced. The TED
temperature-compensating circuit is designed to maintain the temperature at
a fixed level at the high end of the circuits operating temperature range.
To maintain a constant temperature, the TED device was mounted on a heating
element. When the TED divider circuit's operating temperature is lower
than the maximum limit, power is supplied to the heating element to main-
tain the temperature at a constant level. To control the temperature of
the TED very precisely, a feedback type temperature regulator circuit was
used. A temperature sensitive resistor was mounted with the TED to provide
a feedback signal to the regulator circuit.
4.8 TEMPERATURE COMPENSATED TED MOUNTING ANALYSIS
An analysis is given of the thermal properties of the 2.144 GHz TED
and the mounting materials. This thermal analysis is designed to determine
the mounting media to be used to enhance external heating for broad band
tuning of the TED's.
The configuration of a 10 x 5 mil TED device on a 15 mil cube of GaAs
(Figure 4-14) mounted with 1 mil of conductive epoxy on a very large 250
mil gold plated kovar carrier is shown in Figure 4-15.
I 1 10 MILS5 MILS
2.5 MILS
12.5 MILS
AREA-
K = 0.0011 68 W/°C MIL
Figure 4-14. TED Thermal Model
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Figure 4-15. Epoxy Mounted TED Thermal Model
Neglecting radiation, the heat will flow from the device to the car-
rier. The heat flow path may be considered to be a network of thermal
resistances. Since the thermal resistivity of air is very large compared
to the resistivity of the other possible heat flow paths, radiation will be
neglected.
Figure 4-16 shows a schematic representation of the basic thermal
resistance network under consideration. Since this is a series network it
is permissible to evaluate each component separately.
9
 GaAs 8EPO XY 6KOVAR
Figure 4-16. Basic TED Mounting Thermal Equivalent Network
e
e
=
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1
2.5 dx + 12.5
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Similarly, for 1 mil of conductive epoxy with K = 4 x 10 w/°C mil
e
epoxy = 98°C/w
and for 250 mils of kovar
8kovar = 83.66°C/w
However, we will consider the kovar due to its size to be at the ambient
temperature.
The total thermal impedance for the system in Figure 4-17 is 9+ + -, =
A TO Lol I
170 C/w. If a 10 mil thick alumina substrate is placed under the chip, a
system like that shown in Figure 4-17 is achieved.
The contribution of the alumina will be an additional e ,
o alumina
17.86 C/w and the 1 mil of conductive epoxy between the alumina and the
gold plated kovar is an additional e
system in Figure 4-17
epoxy
= 205.18°C/w.
2 = 17.32°C/w. Thus, for the
One problem with this system is that it is very difficult to control
the thickness of the epoxy. This is not too critical for the layer
between the alumina and the kovar, but is critical between the device and
t t i »a morethe alumina. Because it is important to be able to predict
 e
repeatable system is required. A system is needed where the bonding agent
is repeatable and the substrate controls the device heating.
GOLD PLATED KOVAR
* X
GaAs
EPOXY (CONDUCTIVE)
ALUMINA
EPOXY (CONDUCTIVE)
Figure 4-17. TED Mounted on Alumina Substrate
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In Figure 4-18, we have replaced the epoxy with a AuGe eutectic alloy.
This thickness is very controllable and has a very low thermal resistivity.
Small thickness variations have little effect on total e. The thermal con-
ductivity, K, for the eutectic is around 5.5 x 10 w/°C mil. Because the
epoxy, which had a high thermal resistivity, is not used, another high
resistivity material with a reliable thickness is needed. Glass has been
chosen since it has a K of 4 x 10"5 w/°C mil.
GOLD PLATED KOVAR
. GaAs
AuGe EUTECTIC
_-- QUARTZ OR GLASS
. AuGe EUTECTIC
Figure 4-18. Controlled Thermal Resistance TED Mounting
When compared to the other thermal resistances involved, eeutectic =
0.713°C/watt, eeutectl-c 2 = °'14°C/watt, which is negligible and can be
neglected.
Table 4-2 shows the e for glass and the total e, for various thickness
of the glass substrates, and A T. for 120 mW.
Table 4-2. Glass Thermal Characteristics
( I n c h )
0.005
0.010
0.020
0.025
0.030
0.045
0.060
9glass
333
476
606
641
666
714
740
6
 total
405
548.8
678.8
713.8
738.8
786.8
812.8
j
48.6
65.76
81.36
85.66
88.56
94.32
97.54
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Another possible method of raising the junction temperature is to
create an artificial ambient temperature by localized heating of the chip.
If a resistor was placed on a thickly Au plated glass substrate, the sur-
face could be uniformly heated. In Table 4-3, e,,, „,. is shown for variousg i ass
thicknesses, assuming a 50 mil square surface. The A Tj is also shown for
assuming 500 mW dissipation by the resistor and 120 mW input power to the
TED.
Table 4-3. TED Mounting Thermal Characteristics
(Inch)
0.005
0.010
0.020
0.025
0.030
0.045
0.060
eglass
(°C/w)
50
100
200
250
300
450
600
AT. at 500 mW,
 Q. .. * + 120 mW{ device)J \ rcSl 5 t • }(°0
33.74
58.74
108.74
133.74
158.74
233.74
308.74
4.9 TED TEMPERATURE COMPENSATION CIRCUIT DETAILED DESIGN
The TED temperature compensation circuit consists of the temperature
regulator circuit and, in addition to the TED, a mounting structure made up
of a heating element, temperature sensor, and a thermal insulator. The
temperature regulator circuit shown in Figure 4-19 uses an LM108 operat-
ional amplifier as a dc comparator. The LM108 compares the voltage devel-
oped across a temperature sensitive resistor, sensistor, with a fixed
reference voltage. The amplified error voltage output of the LM108 con-
trols the input of the heater driver transistor, a 2N2907. The heater
driver transistor controls the amount of power dissipated in the TED
heating element, a 150 ohm chip resistor. The complete regulator circuit
was built using discrete components assembled on the duroid interconnect
board in the TED divider assembly housing.
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+15 V
SENSISTOR
Figure 4-19. Temperature Regulator Circui t
Schematic Diagram
The TED mounting structure is the key element in this temperature com-
pensation technique. Figure 4-20 is a pictorial diagram of the TED mount-
ing configuration; Figure 4-21 is a photo of a TED and the temperature
compensating mounting structure. The TED and temperature sensing resistor
(sensistor) are mounted on top of a 150 ohm resistor serving as a heating
element. The TED gate, cathode, and anode leads are connected to gold bond
pads which are also mounted on top of the 150 ohm resistor. These bond
pads are the result of early experiments with the TED temperature compensa-
tion mounting structure. Without the bond pads, the TED experienced
temperature differentials in the wire bonding areas due to thermal con-
ditions through the connecting wires. The bond pads are maintained at the
same temperature as the TED, therefore heat conduction through the T E D ' s
bond wires is eliminated.
ANODE
TED
GATE
150 O
RESISTOR
10 MIL
CLASS SENSISTOR
Figure 4-20. Temperature TED Mounting Structure
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1 52458-79 R
Figure 4-21. 2.144 GHZ TED
The 150 ohm resistor heating element is mounted on a 10 mil glass plate.
The glass plate provides a known amount of thermal resistance between the
TED and the heats ink. The 10 mil glass was used because the thermal
resistance is such that the heat generated by the TED at h igh temperature
can be d iss ipated, w h i l e p rov id ing a thermal resistance between the hea t ing
element and the heats ink. The added thermal resistance reduces the amount
of power required to heat the TED d u r i n g low temperature operat ion.
4.10 TEMPERATURE COMPENSATED TED DATA SUMMARY
The temperature-compensated TED div ider was tested over a 0 to 120 F
temperature range. A usab le output l o c k i n g range in excess of 8 MHz was
achieved over the entire temperature range. The TED d iv ide r was operated
wi th a 15 GHz input signal at a power level of 0 dBm. The l o c k i n g range
data, shown in Figure 4-22, indicates that the TED frequency shif ts approx-
imately 3 MHz over the f u l l 0 to 120°F temperature range. A typical TED
would have a frequency sh i f t in excess of 200 MHz over th is temperature
range without the use of temperature compensat ion. The temperature compen-
sation c i rcu i t reduces the frequency d r i f t to only 1.5 percent of that of
an uncompensated TED. The dc power dissipated in the 150 ohm TED heater
resistor varies from 1.215 watts at 0°F to 80 mW at 120°F.
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Figure 4-22. TED Divider Locking Range
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5. KU-BAND SOURCE
Phase!ocked fundamental microwave oscillators have several features
which make them ideal candidates for high performance microwave signal
source applications. The Ku-band sources fabricated for this program used
a 15 GHz FET VCO phaselocked to a 2.14 GHz reference source using both
divider and multiplier techniques. The phaselocking technique eliminates
the need for the high degree of filtering required by a multiplier source.
5.1 OBJECTIVES
The objective of this task was to design and fabricate high perfor-
mance Ku-band phaselocked signal sources. Two types of phaselocked Ku-band
sources were constructed; one using a multiplied reference signal to phase-
lock the Ku-band oscillator, the other using a divided output signal for
phaselocking. The two Ku-band sources were fabricated as part of two
programs composed of the following tasks:
Phase 1: • Design and fabrication of a multiplier type phaselocked
Ku-band frequency source
• Characterize the multiplier Ku-band source.
Phase 2: • Design and fabricate a divider type phaselocked Ku-band
frequency source
• Characterize the divider type Ku-band source.
5.2 SOURCE CONFIGURATION STUDY
A detailed configuration study was performed in order to objectively
compare the potential performance and risks involved with the two possible
circuit approaches. The results of this study determined the baseline
design approach to be used on the Ku-band source.
The two possible circuit approaches were either frequency multiplica-
tion or division to achieve phase comparison between the 2 GHz SAW oscil-
lator and the 15 GHz FET VCO. The multiplier approach multiplies the lower
frequency reference to the output frequency, while the divider technique
divides the output frequency to the reference frequency.
The two techniques were compared on the basis of both physical and
electrical characteristics. The particular parameters considered were
size, weight, power, complexity, temperature performance, and phase noise.
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5.2.1 X7 Multiplier Approach
A block diagram of the multiplier type 15 GHz source is shown in
Figure 5-1. The X7 multiplier source multiplies the 2.2 GHz reference
signal by seven to generate a 15 GHz reference signal. The phase com-
parison between the 15 GHz multiplied reference signal and the 15 GHz VCO
signal is accomplished with a 15 GHz phase detector.
S-BAND
INPUT
-OH f(S) VCO 1 » KU-BANDOUTPUT
Figure 5-1. Multiplier Type Ku-Band Source
Block Diagram
The X7 multiplier requires a fairly high input level, 17 dBm at 2.2
GHz. An amplifier is required to raise the SAW oscillator's output level
to the 17 dBm level. The input amplifier in the actual hardware has been
designed into the SAW oscillator. The 15 GHz output signal at a 5 dBm
level is used to drive the reference input port of the 15 GHz phase detec-
tor. The signal input from the phase detector is obtained from a power
divider on the output of the 15 GHz FET voltage controlled oscillator
(VCO) . The phase detector output is conditioned by the loop filter, F(s) ,
and routed to the VCO frequency control input. The 15 GHz FET VCO is
therefore phaselocked to the 2.144 GHz input signal.
5.2.2 TED Divider Approach
A block diagram of the TED divider type 15 GHz source is shown in
Figure 5-2. The TED divider circuit generates a 2.2 GHz signal which is
phase-coherent with the 15 GHz VCO signal. The phase comparison between
the 2.2 GHz reference signal is accomplished with a 2 GHz phase detector.
A 15 GHz signal at approximately 0 dBm is coupled from the VCO output
to the input of the TED divider circuit. The TED divider has an output of
approximately -10 dBm at 2.2 GHz. The TED output level is amplified to +7
dBm to drive the signal input of the S-band phase detector. The phase
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detector compares the 2.2 GHz signal with the 2.2 GHz reference input. The
phase error output voltage from this phase detector is conditioned by the
loop filter and routed to the 15 GHz FET VCO frequency control input. The
FET VCO is therefore phaselocked to the 2.2 GHz reference signal input.
S-BAND
SAW REFERENCE
OSCILLATOR
f(S)
XIX
-> VCO
TED ~7
CIRCUIT
k KU-BAND
w
 OUTPUT
Figure 5-2. Divide Type Ku-Band Source
Block Diagram
5.3 15 GHz MULTIPLIER SOURCE DESIGN CONCEPT
The 15 GHz multiplier source was implemented by interconnecting indi-
vidually housed functional circuit modules with coaxial cable. The com-
plete 15 GHz source consists of five interconnected modules. The five
functional circuit modules are the 2.14 GHz temperature compensated SAW
oscillator, the X7 multiplier, the 15 GHz phase detector, the 15 GHz FET
VCO, and the loop filter circuit. The 2.14 GHz temperature compensated SAW
is a 2.7 x 3.7 x 1.9 inch aluminum housing with an SMA output connector.
The SAW oscillator is described in detail in Section 3.3 of this report.
The 17 dBm output of the 2.14 GHz SAW oscillator drives the input of
the X7 multiplier. The X7 multiplier uses a varactor diode as the non-
linear multiplier element. The multiplier is fabricated on a duroid
circuit board using microstrip lines as circuit elements. The multiplier
provides a 5 dBm output signal at 15 GHz which drives the reference input
of the 15 GHz phase detector.
The quadrature phase detector has two phase error outputs which are
90° out of phase with each other. One output is used as the phase error
output, the other output is used as a coherent amplitude detector (CAD) to
sense a phaselocked condition. The phase detector has been fabricated on
an alumina substrate mounted in a 1.5 x 0.6 x 0.3 inch housing. The signal
input of the phase detector is driven by a 2.5 dBm signal from the 15 GHz
FET VCO.
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The FET VCO is a modular type design made up of individual amplifier
circuits and a cavity resonator interconnected in a 2.3 x 1.8 x 1.1 inch
aluminum housing. The FET VCO's individual functional circuit elements are
mounted on carriers which are mounted in the VCO housing. The individual
circuits are interconnected with microstrip transmission lines on duroid
boards. The FET VCO provides a power-divided 5.5 dBm 15 GHz output signal.
The power-divided FET VCO output drives the signal input of the phase
detector and provides the source's output signal.
The final Ku-band source circuit module is the loop filter and acqui-
sition circuit. The loop filter was implemented using an operational
amplifier as an active lowpass filter. The loop filter and the acquisition
circuit were assembled using discrete components assembled on a printed
circuit board. The complete assembly is housed in a 5.0 x 2.0 x 1.5 inch
aluminum housing.
The complete 15 GHz source was assembled on two 4.8 x 10.5 inch
aluminum plates. The two plates were stacked with all the RF circuits
mounted on the top plate and the loop filter mounted on the bottom plate.
5.4 MULTIPLIER SOURCE DETAILED CIRCUIT DESIGN
A detailed block diagram of the multiplier type 15 GHz source is shown
in Figure 5-3. The multiplier source is made up of five functional circuit
modules which contains the majority of the circuitry. The interconnecting
coaxial cables, the dc power connections, and the power divider are the
only items riot contained within the circuit module.
S-BAND
INPUT
f (S) ^ VCO KU-BANDOUTPUT
Figure 5-3. Multiplier Type 15 GHz Source Diagram
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5.4.1 FET VCO
The FET VCO was configured using a circuit similar to that of the
lower frequency SAW oscillators; that is, a high-Q frequency-determining
element in series with a feedback amplif ier . This approach takes advantage
of the mature FET amplif ier circuit technology existing for frequencies up
to 18 GHz. In addition, the characteristics of feedback oscillators are
well understood, and the performance of any given oscillator can be accu-
rately predicted based on the performance of the individual elements within
the oscillator. A stable, high-Q hybrid MIC-compatible resonator was
realized using a very thin cylindrical cavity, shown in Figure 5-4.
DUROID SUBSTRATE ROOF OF CAVITY
METAL COUPLING PROBES
(SOLDERED TO MICROSTRIP)
BODY OF CAVITY
SOLDER JOINT BETWEEN BODY AND ROOF
Figure 5-4. Thin Cavity Resonator Cross Section
At 15 GHz the cavity diameter is 0.6 inch. Cavity Q is directly pro-
portional to the height of the cavity. Theoretical unloaded Q for a gold-
plated, air-dielectric cavity only 0.050 inch deep is 1500, which is more
than sufficient for the oscillator application. The theoretical expres-
sions for Q and resonant frequency for the cylindrical cavity are given
below:
f =
a
1
a.N
Q = ~
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where :
" = first zero of JQ(x)
N = = 377 for air dielectric
a = cavity radius
d = cavity height
c = speed of light
Coupling in and out of the cavity is by capacitive probes positioned along
a diagonal of the cavity approximately one-half radius from the center.
The degree of coupling to the cavity is controlled by adjusting the probe
depth. Cavity resonant frequency is controlled by a third grounded probe
in the top of the cavity. The cavity is designed to have a nominal fre-
quency 5 percent above the desired operating frequency and is then loaded
with the probe to lower its frequency. Using this technique, a single
cavity has been tuned from 16 down to 12 GHz. The swept response of the
cavity when tuned to 15.0 GHz is shown in Figure 5-5. The insertion loss
was 6 dB with a 3-dB bandwidth of 27 MHz.
10
00
2-5
z-10
o
r15
-20
-30 I I I
-80 MHz-60 -40 -20 15.00 GHz +20 +40 +60 +80 MHz
FREQUENCY (MHz FROM 15.0 GHz)
Figure 5-5. Cavity Resonator Amplitude
Response
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The thin cavity structure is ideally suited for the hybrid MIC FET
oscillator. The cavity is easily machined into the floor of the oscillator
flatpack under the microstrip circuitry above it. The result is the
extremely efficient integration of an electromechanical cavity within a
hybrid circuit.
The complete block diagram for the 15 GHz FET oscillator is shown in
Figure 5-6. The circuit consists of a three-stage FET amplifier, varactor-
tuned cavity resonator, and a 3 dB power splitter. As shown in Figure 5-7,
the complete breadboard oscillator is assembled in a 2 x 1.6 x 1 inch
housing.
DC POWER
INPUT
-5.2 VOLT
15 GHz
OUTPUT
VCO CONTROL
INPUT
Figure 5-6. FET VCO Block Diagram
The critical oscillator parameter is phase noise. The measured per-
formance of the oscillator is shown in Figure 5-8. In addition to the
phase noise measurements, the oscillator was extensively characterized; the
performance of the oscillator is summarized in Table 5-1. The current
oscillator design uses a Kovar cavity which results in a temperature
stability of +0.03 percent. For the breadboard oscillator, output power
varied <0.2 dB over 0 to +120°F temperature range and all spurious were
<-60 dBc. As a VCO, the FET oscillator has a tuning range of +5 MHz.
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Figure 5-7. 15 GHz Oscillator
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Figure 5-8. FET VCO Phase Noise
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Table 5-1. Ku-Band FET VCO Performance Summary
Parameter
Frequency
Frequency Stability
0 to +120°F
Output Power
Power Stability
0 to +120°F
Phase Noise
1 kHz
10 kHz
100 kHz
1 MHz
VCO Range
Spurious
Resonator Q
DC Power
Performance
15.0 GHz
+0.03%
+3.5 dBm
+0.2 dBm
-40 dBc/Hz
-70 dBc/Hz
-100 dBc/Hz
. -130 dBc/Hz
+5 MHz
<-60 dBc
>600
175 mW
5.4.2 X7 Mult ipl ier
The microstrip mul t ip l ier is an extension of previously developed
coaxial and waveguide designs. The circuit consists of a lowpass input
matching network, a step-recovery diode, diode bias circuitry, and an out-
put bandpass matching network, all fabricated using microstrip circuit
elements (Figure 5-9).
The X7 mul t ip l i e r was fabricated on a 1.0 x 2.3 inch duroid substrate.
As shown in Figure 5-10, the complete X7 mul t ip l ie r is assembled on a 1 x
2.25 x 0.5 inch plate.
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Figure 5-9. Schematic Diagram
1S24S6-79
Figure 5-10. 15 GHz W Microstrip
Multipl ier
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The design goals for the X7 mult ipl ier circuit are listed in Table
5-2. All of the values are based on an allocation of the Ku-band frequency
performance requirements. Because the output of the multiplier does not
serve as the final output of the source, but rather only as the reference
input to the phase detector, the performance requirements are not strin-
gent. Measured data for the mul t ip l ie r is also shown in Table 5-2.
Table 5-2. X7 Mul t ip l ier Performance
Parameter
Input Frequency
Input Power
Output Power
Output 3 dB Bandwidth
Output Power Stability
0 to 100°F
Spurious
Design Goal
2.15 GHz
+17 dBm
+5 dBm
>+250 MHz
<+_! dB
<-20 dBc
Breadboard
Performance
2.15 GHz
+17 dBm
+5 dBm
+300 MHz
-400 MHz
+0.5 dB
-22 dBc
All performance goals were met or exceeded. As can be seen in Figure
5-11, the swept response of the mult ipl ier is free of breakup or spurious
responses over an output bandwidth of +1 GHz. The mul t ip l ie r output level
of 5 dBm is achieved with a 17 dBm input level, and all spurs are greater
than 20 dB below the input. To further confirm the performance of the
mul t ip l i e r , it was integrated with the 2.14-GHz SAW oscillator (previously
described) and the pair characterized as a function of temperature. Over
the range of 0 to 100 F, the mul t ip l ie r output power varied <+_0.25 dB, and
the unit was free of breakup or spurious responses. A plot of the mul t i -
plier output, power versus temperature, is shown in Figure 5-12.
5.4.3 15 GHz Phase Detector
The MIC 15 GHz phase detector consists of a pair of mixers, 90°
hybrid, in-phase power splitter and two lowpass fil ters (see Figure 5-13).
The phase detector has two outputs: a phase error and a coherent ampli-
tude. The coherent amplitude output is used to turn off the phaselocked
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Figure 5-11. X7 Multiplier Swept Response
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Figure 5-12. Multiplier Output Power versus
Temperature
loop sweep circuits and as a telemetry lock indicator. The phase detector
is configured using metal strip geometry circuitry on an alumina substrate
structure and is formed by a pair of diodes mounted at the interface
between a coplanar and slot transmission line. Two phase detectors, a 90
phase hybrid and an in-phase power divider, are fabricated within the 0.6 x
1.5 x 0.3 inch phase detector housing shown in Figure 5-14. The phase
detector operates over a bandwidth in excess of +200 MHz with input levels
of approximately +5 dBm. The phase detector's sensitivity versus drive
level characteristics are shown in Figure 5-15.
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Figure 5-13. Schematic Diagram
138613-77
Figure 5-14. 15 GHz Microstrip Phase Detector
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Figure 5-15. Phase Detector Sensitivity
5.4.4 Loop Filter
The loop filter contains three functional parts of the phaselocked
loop system. Figure 5-16 is a functional block diagram of the circuitry
contained in the 1.5 x 2.0 x 5.0 inch loop filter assembly.
PHASE DET
DETECTOR |
INPUT
CAD
INPUT
CONTROL
* VOLTAGE
OUTPUT
LOOP STATUS
> TELEMETRY
OUTPUT
SWEEP STATUS
TELEMETRY
OUTPUT
Figure 5-16. Loop Filter Functional Block Diagram
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The primary function of the loop filter is to provide the phaselocked
loop lowpass filter function. The loop filter uses an LM108 operational
amplifier as the gain element in an active lowpass filter. In addition to
the lowpass filter function, the loop filter circuit provides an acquisi-
tion sweep circuit and a sweep shutoff circuit.
The sweep circuit is a simple feedback circuit that turns the active
lowpass loop filter into a triangle wave oscillator in the acquisition
mode. The output of the LM108 active lowpass filter controls the input of
a schmitt trigger circuit. The schmitt trigger's switch points are set at
the sweep output voltage limits, 2 and 13 volts. The output of the schmitt
trigger supplies an inphase offset current to the input of the active loop
filter. The offset current causes the loop filter to act as an integrator
and produces a ramp output voltage. When the ramp voltage reaches the
schmitt trigger switch point the polarity of the offset current is reversed
and the ramp reverses direction.
When the loop phase locks, the phase detector input cancels the sweep
offset and the sweeping action stops. The coherent amplitude detector also
senses a phaselocked condition and turns off the sweep circuit, thereby
removing the loop stress caused by the sweep offset circuit. Figure 5-17
is a schematic diagram of the loop filter circuit.
5.5 MULTIPLIER SOURCE DATA SUMMARY
The performance of the complete Ku-band mult ipl ier type frequency
source is shown in Table 5-3. The Ku-band mul t ip l i e r type source consists
of the 15 GHz FET VCO which has been phaselocked to a 2.14 GHz temperature
compensated SAW oscillator. The phaselock circuit mult ipl ies the SAW
oscillator's 2.14 GHz output to 15 GHz for phase comparison. The resulting
Ku-band frequency source has come characteristics of each oscillator
resulting in overall performance superior to either individual oscillator.
Figure 5-18 summarizes the temperature characteristics of the phaselocked
Ku-band source. The phase noise characteristics of the Ku-band source are
shown in Figure 5-19. The bandwidth of the phaselocked loop is 20 kHz (see
Figure 5-20), the transition from the reference oscillator phase noise to
the FET VCO phase noise occurs at this frequency.
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Table 5-3. Ku-Band Mult ipl ier Type Frequency Source
Performance Summary
Parameter
Frequency
Temperature Stability
Phase Noise
100
1 kHz
10 kHz
100 kHz
1 MHz
Output Power
DC Power
Temperature Range
Spurious (10 to 18 GHz)
Performance
15.035 GHz
+0.023 percent (+3.36 MHz)
-24 dBc/Hz
-53 dBc/Hz
-69 dBc/Hz
-96 dBc/Hz
-132 dBc/Hz
-2.5 dBm +0.5 dB
6.1 watts
65°F to 118°F
<-60 dBc
15.040
15.038
N
5 15.036
o
UJ
a
15.034
15.132
15.030
POWER
60 70 80 90 100 110
TEMPERATURE °F KU-BAND SOURCE
Figure 5-18. Ku-Band Source Temperature Data
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5.6 15 GHz DIVIDER SOURCE DESIGN CONCEPT
The 15 GHz divider source was implemented using a combination of
hybrid packaged MIC circuits and discrete circuit components assembled on a
duroid interconnect board. The 15 GHz source is made up of two assemblies
interconnected with coaxial cables (see Figure 5-21). One 3.6 x 8.0 x 0.9
inch assembly contains the 2.14 GHz hybrid packaged SAW oscillator, the 15
GHz hybrid packaged FET VCO, and the hybrid loop amplifier. The second 2.7
x 4.0 x 0.9 inch assembly contains the TED divider and the phase detector
circuitry. The complete 15 GHz source is mounted on a 10 x 12 inch alumi-
num plate.
1««2B6-»0
Figure 5-21. 15 GHz Divider Type Frequency Source
The 2.14 GHz hybrid packaged SAW oscillator, described in Section 3.7
of this report, provides the stable frequency reference to which the 15 GHz
FET VCO is phaselocked. The 2.14 GHz output of the SAW oscillator is
routed to the second assembly where it is used as the reference for a W-J
M4G mixer used as a phase detector.
The output of the M4G phase detector provides the input signal to the
loop amplifier hybrid. The loop amplifier hybrid contains the circuitry
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necessary to implement a phaselocked loop filter circuit. The loop filter
function is realized by building an active lowpass filter using the loop
amplifier contained in the loop filter hybrid. All fixed loop filter cir-
cuitry is contained in the hybrid; variable parameters are set by external
components. In addition to the loop filter function, the loop amplifier
hybrid has a sweep acquisition circuit. The sweep acquisition circuit can
detect an unlocked loop condition and activate a sweep circuit which will
lock the VCO to the reference signal. The output of the loop filter con-
trols the frequency of the FET VCO.
The FET VCO is a 2.5 x 1.7 x 0.3 inch Kovar hybrid package containing
four FET amplifier stages with their bias circuits, two 3 dB Lange coup-
lers, a thin varactor tuned cavity resonator, and several sections of
adjustable length microstrip transmission line. The oscillator frequency
was set at 15 GHz with an output power of 1 dBm at each output port. The
oscillator can be tuned over an 11 MHz frequency range electronically with
a 1 to 15 volt tuning voltage. The frequency stability of the oscillator
is determined by a 0.05 inch thick high Q cavity respnator which has been
integrated into the floor of the hybrid package. The output frequency can
be adjusted by tuning the cavity. One of the FET VCO outputs is the 15 GHz
source output port, the other drives the input of the TED frequency
divider.
The TED divider provides a 2.14 GHz output signal which is phase
coherent with the 15 GHz input signal from the FET VCO. The TED divider
and its temperature compensation circuit are described in detail in Section
4 of this report. The 2.14 GHz TED output is amplified by two Avantek
hybrid amplifiers. The amplified 2.14 GHz from the TED drives the feedback
input of the M4G phase detector.
5.7 DIVIDER TYPE SOURCE DETAILED DESIGN
A detailed block diagram of the divider type 15 GHz source is shown in
Figure 5-22. The divider source is made of six functional circuits, three
TRW hybrid circuits, two commercial hybrid circuits, and one discrete com-
ponent circuit. The TRW hybrid circuits are repackaged versions of the FET
VCO, SAW oscillator, and loop amplifier developed earlier in the program.
The commercial hybrid circuits are the W-J M4G mixer used as a phase detec-
tor and two Avantek UTO series MIC amplifiers used to amplify the 2.1.4 GHz
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output signal from the TED. The discrete component circuit is the TED
divider and its temperature compensation circuit. The hybrid circuits and
the discrete components are assembled on a duroid circuit board using
microstrip transmission line interconnects. The three TRW hybrids, FET
VCO, loop amp, and SAW oscillator are housed in one unit. The commercial
hybrids and the TED circuitry are housed in the second unit.
15 GHZ
OUTPUT PHASE ERROR VOLTAGE
FREQUENCY
CONTROL
VOLTAGE
GATE ANODE
VOLTAGE VOLTAGE
-1.769 +32.89
+ 15
TED DIVIDER AND
PHASE DETECTOR
CIRCUIT
2.11U GHZ
REFERENCE
SIGNAL
Figure 5-22. Divider Type Source Block Diagram
5.7.1 Hybrid Packaged FET VCO
The 15 GHz FET VCO is a hybrid packaged version of the FET VCO des-
cribed in Section 6.3 of this report. The hybrid packaged FET VCO was
designed so it could be flight qualified; i.e., the mechanical design and
assembly techniques are flight compatible and qualified equivalent parts
are available. Figure 5-23 is a block diagram of oscillator configuration
used in the hybrid FET VCO.
The FET VCO is assembled in a 2.5 x 1.7 x 0.3 inch Kovar package. The
package is a custom design fabricated at TRW. RF and dc interfaces with
the FET VCO are made via 50 ohm hermetic glass feedthrough terminals which
have been brazed into the package walls at nine locations. The package has
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RF grounding ears located on either side of the RF interconnect terminals.
The 15 GHz cavity resonator is machined directly into the floor of the
hybrid package. The cavity is coupled to the RF circuit via pins which
enter the cavity through holes in the package's internal floor. The bottom
of the cavity is formed by a brazed-in plug which is flush with the bottom
of the package. Figures 5-24, 5-25, and 5-26 describe the package config-
uration and the cavity assembly detail.
AMP .. AMP ,. AMP AMP
OUTPUT
(2)
ADJUSTABLE
LENGTH LINE
CONTROL
VOLTAGE
Figure 5-23. FET Oscillator Block Diagram
The FET VCO circuitry is contained on eight interconnect alumina sub-
strates. The eight FET VCO substrates are:
• DC bias substrate
• FET amp input substrate
• Two FET amp interstage substrates
• FET amp interstage/power splitter substrate
• FET amp output/power divider substrate
• Cavity interconnect substrate
• Interconnect line substrate.
A detailed schematic diagram, Figure 5-27, shows the circuitry contained on
each substrate.
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The FET VCO amplifiers are built with the NE388 devices using micro-
strip RF matching elements fabricated on an alumina substrate. The FET's
are mounted on a ridge which has been machined into the floor of the hybrid
package.
The FET amplifier RF circuitry is on the substrates which are eutecti-
cally attached to the hybrid package floor between the FET mounting ridges.
The connection between the FET and its RF circuitry is made with 0.0007
inch diameter gold wire. The dc bias is applied to the FET's via RF
decoupling networks consisting of an inductor made of a length of 0.005
inch diameter gold wire which passes through a narrow slot in a 0.1 inch
thick ferrite wall separating the RF and bias sections of this circuit.
The bias circuit, which is the largest substrate in the hybrid, con-
tains the active bias circuitry for the four FET amplifier stages. The
bias circuit also contains a voltage regulator circuit and protective cir-
cuitry which prevents circuit damage if improper supply voltages are
appl ied.
Figure 5-28 is a photo of the interior of the hybrid packaged 15 GHz
FET VCO with each of the substrates and key components identified. A com-
plete parts list of the hybrid is included as Figure 5-29.
158195-79
Figure 5-28. Ku-Band FET VCO
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PART NO.
U1
Q1
Q2
Q3, 5, 7,9
Q4, 6, 8, 10
CR1
CR2
CR3
CR4
CR5
CR6
CR7
R1
R2
R3
R4
R5
R6
R7, 12, 17,22
R8, 13, 18, 23
R9, 14, 19,24
R10, 15, 20, 25
R1 1,16, 21,26
R27, 28, 29
L1,2,3,4,5,6,
7,8
C1,3,4
C2
C5, 6, 7,8, 9,
10, 11, 12
C13
G14
C15
NAME
1C
TRANSISTOR
TRANSISTOR
TRANSISTOR
FET
DIODE
DIODE
DIODE
DIODE
DIODE
DIODE, ZENER
VARACTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
INDUCTOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
TUNER
TYPE
LM723 (1 TO 52)
2N2907A (1 TO 21)
2N2222AU TO 18)
2N2907A(1 TO 21)
NE38800
1N3604(1 TO 20)
1N3604I1 TO 20)
1N5811 (1 TO 46)
1N52970 TO 46)
1N5297 (1 TO 46)
1N753AU TO19-011Z)
GC1600A (1 TO 60)
DEPOSITED, 1K ±20%
DEPOSITED, 6.2K± 5%
DEPOSITED, 3K± 5%
DEPOSITED, 3K± 5%
DEPOSITED, 4.3K ±5%*
DEPOSITED, 10K±5%*
33K±10%(1K055)
3.6K ± 5%* (1 K055)
180 ± 5%(1K055)
3.9K±5%* (1K055)
4.7K± 10% (1K055)
DEPOSITED, RF
TERMINATION
0.005 GOLD WIRE
SUBSTRATE INTERCONNECT
BX. CHIP, 0.1 *iF ±20% (1A074)
BX. CHIP, 1000 pf ±20%(1A074)
NPOCHIP, 100 pf ±10% (1A074)
NPO CHIP, 33 pf ± 10% (1 A074)
DICAP, 3.6 pf ±0.1 pf (1A079)
JOHANSON 6924-3, THREAD
0.120 X 80 MOUNT (8P017)
POWER
DISSIPATION
(MW)
180
6
1
1
60
4
1.5
0
4
17
0
0
2.5
6.2
3.0
.8.3
1,0
2.5
1.1
1.6
18
1.7
0.5
N/A
CURRENT
(MA)
3
1.5
0
1
:i
0
0
1.5
1.0
1.0
1.7
0.5
0.5
0.3
0.7
10
0.7
0.3
N/A
"NOMINAL TOLERANCE SHOWN HERE, BUT THESE RESISTORS HAVE TIGHTER MATCHING
TOLERANCE.
Figure 5-29. FET VCO Parts List
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The results of the final tests on the FET VCO are summarized in Table
5-4. Figure 5-30 is a plot of the phase noise characteristics and the
hybrid FET VCO. The temperature tests indicated that improvements in the
cavity temperature coefficient and the phase shift range of the varactor
phase shifter would be necessary for operation over the full temperature
range. This can be accomplished by using an Invar cavity resonator and
upgrading the phase shifter design.
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Figure 5-30. Hybrid FET Oscillator Phase Noise
5.7.2 Loop Amplifier
The loop amplifier hybrid contains the loop error signal conditioning
and loop control circuitry. The operation and basic circuit of the loop
amplifier hybrid is identical to that of the loop filter circuit described
in Section 6.3 of this report. The only significant circuit change is that
the components determining loop filter characteristics have not been
included in the hybrid. By controlling the loop filter characteristics
with components external to the hybrid, the circuit can be easily tailored
to operate with a specific FET VCO and phase detector. This feature also
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Table 5-4. FET VCO Performance Summary
Specification Design Goal Performance
Frequency
Tuning Range
Output Power
Ports 1 and 2
Test Point
Tuning Voltage
Tuning Sensitivity
Tuning Input Impedance
Phase Noise
1 kHz
10 kHz
100 kHz
1 MHz
150 MHz
DC Power
Temperature Range
Breadboard
Size
Stability
15.00 GHz
+8 MHz
+4.5 dBm +0.75 dB
>-10 dBm
2 to 13 volts
1.6 MHz/volt
>1 Kfi, <100 pf
-50 dBc/Hz
-80
-100
-120
-140
+15 volts at 3 mA
+7 volts at 60 mA
-10 volts at 1 mA
Total expected power, 450 mW
0° to 120°F
1.65 x 2.15, 7 pin package
Unconditional, any
load VSWR
15.0 GHz
+5.5 MHz
+1.0 dBm
>-10 dBm
2 to 13 volts
1.0 MHz/volt
>1 KI2, <100 pf
-36 dBc/Hz
-64 dBc/Hz
-92 dBc/Hz
-126 dBc/Hz
-126 dBc/Hz
+15 volts at
7 volts at
-10 volts at
1.7 x 2.5, 9 pin
package
Unconditional
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allows the loop amplifier hybrid to be used as the loop filter in other
phaselocked loop applications. The schematic diagram of the hybrid loop
amplifier is shown in Figure 5-31. The loop filters external components
are shown on the schematic diagram connected to the hybrid's interface
points with dashed lines. The loop filter can be tailored to form a low-
pass characteristic anywhere in the <1 to >10 kHz range. The loop ampl-
ifier output voltage is 2 to 13 volts with a source impedance of less than
500 ohms. The loop amplifier requires 315 mW from a 15 volt supply and 78
mW from a -5.2 volt supply. The hybrid operates over a -10 to +50°C tem-
perature range. The loop amplifier hybrid is a 12 lead 1.295 x 0.72 inch
butterfly type package. Details of the loop amplifiers construction can be
seen in Figure 5-32.
5.7.3 TED Divider and Phase Detector Module
The TED divider and phase detector module contains the temperature-
compensated TED divider circuit (see Section 4.9) and the 2 GHz phase
detector circuit. A block diagram of the module is shown in the lower por-
tion of Figure 5-21. The TED divider is mounted on an alumina subassembly
which has been integrated with the duroid module interconnect board. The
low level 2.14 GHz output signal from the TED divider is amplified by two
Avantek amplifiers, a UTO-2311 and a UTO-2302. The +10 dBm output signal
of the UTO-2302 drives the signal input of the W-J M4G mixer used as a
phase detector. The output and the reference input of the phase detector
are connected to the loop filter and the SAW oscillator which are housed in
the other Ku-band source module. The TED divider and phase detector module
circuitry was assembled on a duroid interconnect board which is mounted in
a machined aluminum housing. The complete TED divider and phase detector
module is shown in Figure 5-33.
5.8 DIVIDER SOURCE DATA SUMMARY
The performance of the complete Ku-band divider type frequency source
is shown in Table 5-5. The Ku-band divider type source consists of the
hybrid 15 GHz FET VCO which has been phaselocked to a 2.14 GHz SAW oscil-
lator using a TED divide-by-seven circuit.
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Figure 5-32. Loop Amplifier II
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Figure 5-33. TED Divider Assembly
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Table 5-5. Ku-Band Divider Type Frequency Source
Performance Summary
Parameter
Frequency
Temperature Stability
Phase Noise
100
1 kHz
10 kHz
100 kHz
1 MHz
Output Power
DC Power
Temperature Range
Spurious (10 to 18 GHz)
Performance
15.001 GHz
+0.029 percent (+4.35 MHz)
-30 dBc/Hz
-18 dBc/Hz
-66 dBc/Hz
-92 dBc/Hz
-126 dBc/Hz
-1.5 dBm +0.25 dB
3.9 watts
10°C to 37°C
-60 dBc
The temperature stability, aging, and close-in phase noise are direc-
tly related to the SAW oscillator. The phase noise characteristics outside
the phaselocked loop bandwidth are a function of the 15 GHz FET VCO. Fig-
ure 5-34 is a plot of the complete Ku-band source's phase noise character-
istic. The phase noise was measured over a frequency range from 100 Hz to
3 MHz away from the source output frequency.
The divider type source operated over a temperature range of 50 to
98°F, considerably less than the desired 0 to 120°F temperature range. The
reduced temperature range is due to the limited temperature operating range
of the FET VCO.
The temperature shift of the FET VCO is greater than the FET V C O ' s
control range. When the frequency shifts outside the VCO control range,
the phaselocked loop circuit loses control of the VCO and the source breaks
lock.
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Figure 5-34. Ku-Band Source Phase Noise
5.9 15 GHz SOURCE PERFORMANCE COMPARISON
A comparison of the two Ku-band sources is shown in Table 5-6. In
general, the performance of the two sources is very similar. The phase
noise characteristics, however, exhibit an interesting phenomenon (see
Figure 5-35). The phase noise of the divider source is better than the
multiplier source in the 100 Hz to 1 kHz range, although its 2.14 reference
is 10 dB noisier. The high noise level inside the loop bandwidth indicates
that a loop component in the multiplier source is responsible for a noise
level approximately 14 dB higher than in the divider source. Two possible
noise sources are the phase detector and the loop filter circuit. The loop
filter circuits are nearly identical, which leaves the phase detectors as
the likely source of the excess noise. The phase detector used in the mul-
tiplier type source is a quadrature type circuit operating at 15 GHz. The
15 GHz phase detector has an output level of 4 mV/deg. The divider type
phase detector is a Watkins-Johnson M4G mixer operated at 2 GHz. The 2 GHz
phase detector has an output level of 17 mV/deg. This difference in signal
5-34
level at the low signal point of the phaselocked loop circuit represents a
change of 13 dB in signal-to-noise ratio and explains the degraded loop
performance. The phase noise of the divider source is approximately 5 dB
greater than the multiplier source outside the loop bandwidth, at frequen-
cies greater than 10 kHz from the carrier.
Table 5-6. Ku-Band Frequency Source Performance
Summary
Parameter
Frequency
Temperature Stability
Phase Noise
100
1 kHz
10 kHz
100 kHz
1 MHz
Output Power
DC Power
Temperature Range
Spurious (10 to 18 GHz)
Performance
Hybrid Version
15.001 GHz
+0.029 percent
T+4.35 MHz)
-30 dBc/Hz
-48 dBc/Hz
-66 dBc/Hz
-92 dBc/Hz
-126 dBc/Hz
-1.5 dBm +0.25 dB
3. 9 -watts
10 to 37°C
<-60 dBc
*
Discrete Version
15.035 GHz
+0.023 percent
r+3.36 MHz)
-24 dBc/Hz
-53 dBc/Hz
-69 dBc/Hz
-96 dBc/Hz
-132 dBc/Hz
-2.5 dBm +0.5 dB
6_.l watts
65°F to 118°F
<-60 dBc
Developed on NASA contract NAS 5-23822.
The phase noise outside the phaselocked loops bandwidth is due to the
FET VCO characteristics. The slightly higher phase noise indicates that
the hybrid packaged FET oscillator is noisier than the discrete FET oscil-
lator. The degraded phase performance is not inherent in the hybrid type
oscillator, but is caused by increased circuit losses and degraded cavity
resonator Q due to assembly problems experienced in fabricating the bread-
board hybrid circuit. The assembly problems will be corrected when addi-
tional hybrid oscillators are fabricated.
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Figure 5-35. Ku-Band Phase Noise Comparison
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